| Electronic Components Datasheet Search |
|
ACS8526P Datasheet(PDF) 4 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
ACS8526P Datasheet(HTML) 4 Page - Semtech Corporation |
|
4 / 74 page ![]() ADVANCED COMMUNICATIONS FINAL DATASHEET Revision 4.01/June 2006 © Semtech Corp. Page 4 www.semtech.com ACS8526 LC/P LITE Note...I = Input, O = Output, P = Power, TTLU = TTL input with pull-up resistor, TTLD = TTL input with pull-down resistor. Pin Description Table 1 Power Pins Pin Number Symbol I/O Type Description 8, 9, 12 VD1+, VD2+, VD3+ P - Supply Voltage: Digital supply to gates in analog section, +3.3 Volts ±10%. 22 VDD_DIFF P - Supply Voltage: Digital supply for differential output pins 19 and 20, +3.3 Volts ±10%. 27 VDD5V P - Digital Supply for +5 Volts tolerance to input pins. Connect to +5 Volts (±10%) for clamping to +5 Volts. Connect to VDD for clamping to +3.3 Volts. Leave floating for no clamping, input pins tolerant up to +5.5 Volts. 32, 39, 54 VDD1, VDD2, VDD3, P - Supply Voltage: Digital supply to logic, +3.3 Volts ±10%. 4 VA1+ P - Supply Voltage: Analog supply to clock multiplying PLL, +3.3 Volts ±10%. 14, 57 VA2+, VA3+ P - Supply Voltage: Analog supply to output PLLs APLL2 and APLL1, +3.3 Volts ±10%. 15, 58 AGND3, AGND4 - Supply Ground: Analog ground for output PLLs APLL2 and APLL1. 7, 10, 11 DGND1, DGND2, DGND3 P - Supply Ground: Digital ground for components in PLLs. 31, 40, 53 DGND4, DGND5, DGND6 P - Supply Ground: Digital ground for logic. 21 GND_DIFF P - Supply Ground: Digital ground for differential output pins 19 and 20. 1, 3 AGND1, AGND2 P - Supply Ground: Analog grounds. Table 2 Internally Connected Pin Number Symbol I/O Type Description 2, 16, 23, 24, 25, 26, 60, 61, 62 IC1, IC2, IC3, IC4, IC5, IC6, IC7, IC8 IC9 - - Internally Connected: Leave to float. 55, 59 NC1, NC2 - - Not Connected: Leave to float. Table 3 Other Pins Pin Number Symbol I/O Type Description 5 LOS_ALARM O TTL/CMOS LOS_Alarm: Flag to indicate loss of activity of currently selected reference source. 6 REFCLK I TTL Reference Clock: 12.800 MHz (refer to section headed Local Oscillator Clock). 13 SRCSW I TTLD Source Switching: Controls switchover between SEC1 and SEC2 inputs as the selected reference. SRCSW must be held High on power-up or reset, and for a further 251 ms after PORB has gone High. See “Initialization” on page 8. 17 FrSync O TTL/CMOS Output Reference: 8 kHz Frame Sync output. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |