Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCIMX515CJM6C Datasheet(PDF) 47 Page - Freescale Semiconductor, Inc

Part # PCIMX515CJM6C
Description  i.MX51 Applications Processors for Consumer and Industrial Products
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX515CJM6C Datasheet(HTML) 47 Page - Freescale Semiconductor, Inc

Back Button PCIMX515CJM6C Datasheet HTML 43Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 44Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 45Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 46Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 47Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 48Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 49Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 50Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 51Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 184 page
background image
Electrical Characteristics
i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 1
Freescale Semiconductor
47
Preliminary—Subject to Change Without Notice
3.6.7.4
Examples of WEIM Accesses
The following diagrams give few examples of basic WEIM accesses to external memory devices with the
timing parameters mentioned previously for specific control parameters settings.
Figure 20. Synchronous Memory Read Access, WSC=1
WE20
WAIT_B setup time to
Clock rise
2—
2
—
2
—
2
—
WE21
WAIT_B hold time from
Clock rise
2.5
—
2.5
—
2.5
—
2.5
—
1 t is axi_clk cycle time. The maximum allowed axi_clk frequency is 133 MHz, whereas the maximum allowed BCLK frequency
is 104 MHz. As a result if BCD = 0, axi_clk must be
≤104 MHz. If BCD = 1, then 133 MHz is allowed for axi_clk, resulting in
a BCLK of 66.5 MHz. When the clock branch to WEIM is decreased to 104 MHz, other busses are impacted which are
clocked from this source. See the CCM chapter of the i.MX51 Reference Manual for a detailed clock tree description.
2 BCLK parameters are being measured from the 50% point. i.e., high is defined as 50% of signal value and low is defined as
50% as signal value.
3 For signal measurements “High” is defined as 80% of signal value and “Low” is defined as 20% of signal value.
Table 40. WEIM Bus Timing Parameters (continued)1
ID
Parameter
BCD = 0
BCD = 1
BCD = 2
BCD = 3
Min
Max
Min
Max
Min
Max
Min
Max
Last Valid Address
Address v1
D(v1)
BCLK
ADDR
DATA
WE_B
ADV_B
OE_B
BEy_B
CSx_B
Next Address
WE4
WE5
WE6
WE7
WE10
WE11
WE13
WE12
WE14
WE15
WE18
WE19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com