SPMCK16Z4MPV20 datasheet(245/500 Pages) FREESCALE

245 / 500 page

M68HC16 Z SERIES

MULTICHANNEL COMMUNICATION INTERFACE

USER’S MANUAL

10-5

Figure 10-2 SPI Block Diagram

Clock control logic allows a selection of clock polarity and a choice of two clocking pro-

tocols to accommodate most available synchronous serial peripheral devices. When

the SPI is configured as a master, software selects one of 254 different bit rates for the

serial clock.

During an SPI transfer, data is simultaneously transmitted (shifted out serially) and re-

ceived (shifted in serially). A serial clock line synchronizes shifting and sampling of the

information on the two serial data lines. A slave-select line allows individual selection

of a slave SPI device. Slave devices which are not selected do not interfere with SPI

bus activities. On a master SPI device the slave-select line can optionally be used to

indicate a multiple-master bus contention.

MCCI SPI BLOCK

MISO

PMC0

MOSI

PMC1

SCK

PMC2

PMC3

SPI CONTROL

SHIFT

CONTROL

LOGIC

CLOCK

SPI CONTROL REGISTER

SELECT

SPI CLOCK (MASTER)

CLOCK

SPI STATUS REGISTER

MSTR

SPE

SPI INTERRUPT

INTERNAL

DATA BUS

REQUEST

LOGIC

8/16-BIT SHIFT REGISTER

READ DATA BUFFER

MSB

LSB

MODULUS

COUNTER

INTERNAL

MCU CLOCK

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMCK16Z4MPV20 Datasheet(PDF) 245 Page - Freescale Semiconductor, Inc

SPMCK16Z4MPV20 Datasheet(HTML) 245 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL