DM3725 datasheet(191/268 Pages) TI

191 / 268 page

cam_xclki

cam_pclk

cam_vs

cam_hs

cam_d[11:0]

cam_wen

cam_fld

FRAME(0)

L(0)

D(0)

D(n-3)

D(n-2)

D(n-1)

D(0)

D(1)

D(2)

D(n-1)

PAIR

IMPAIR

ISP16

ISP17

ISP18

ISP27

ISP19

ISP21

ISP22

ISP23

ISP20

ISP28

ISP25

ISP26

SWPS038-052

FRAME(0)

L(n-1)

ISP18

ISP15

ISP24

DM3730, DM3725

www.ti.com

SPRS685 – AUGUST 2010

(1)

The polarity of cam_pclk, cam_fld, cam_vs, and cam_hs are configurable. If the cam_hs, cam_vs, and cam_fld signals are output,

the signal length can be set.

(2)

The parallel camera in SYNC mode supports interlaced image sensor modules and 8-, 10-, 11-, or 12-bit data.

(3)

When the image sensor has fewer than 12 data lines, it is connected to the lower data lines and the unused lines are grounded.

(4)

It is possible to shift the data to 0, 2, or 4 data internal lanes.

(5)

The bit configurations are: cam_d[11:4] or cam_d[7:0] in 8-bit mode, cam_d[11:2] or cam_d[9:0] in 10-bit mode, cam_d[10:0] in 11-bit

mode and cam_d[11:0] in 12-bit mode.

(6)

Optionally, the data write to memory can be qualified by the external cam_wen signal.

(7)

The cam_wen signal can be used as an external memory write-enable signal. The data is stored to memory only if cam_hs, cam_vs,

and cam_wen signals are asserted.

(8)

In cam_xclki, i can be equal to a or b. See Table 6-16 for ISP15 and ISP16 parameters.

Figure 6-23. CPI—12-bit SYNC Normal Interlaced ModeSection 5.3

Timing Requirements and Switching Characteristics

191

Submit Documentation Feedback

Product Folder Link(s): DM3730 DM3725

DM3725 Datasheet(PDF) 191 Page - Texas Instruments

DM3725 Datasheet(HTML) 191 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL