82G33 datasheet(96/437 Pages) INTEL

96 / 437 page

DRAM Controller Registers (D0:F0)

Datasheet

Bit

Access &

Default

Description

7:4

RW/L

0011b

Graphics Mode Select (GMS): This field is used to select the

amount of Main Memory that is pre-allocated to support the Internal

Graphics device in VGA (non-linear) and Native (linear) modes. The

BIOS ensures that memory is pre-allocated only when Internal

graphics is enabled.

0000 = No memory pre-allocated. Device 2 (IGD) does not claim

VGA cycles (Memory and I/O), and the Sub-Class Code field

within Device 2 function 0 Class Code register is 80h.

0001 = DVMT (UMA) mode, 1 MB of memory pre-allocated for

frame buffer.

0010 = DVMT (UMA) mode, 4 MB of memory pre-allocated for

frame buffer.

0011 = DVMT (UMA) mode, 8 MB of memory pre-allocated for

frame buffer.

0100 = DVMT (UMA) mode, 16 MB of memory pre-allocated for

frame buffer.

0101 = DVMT (UMA) mode, 32 MB of memory pre-allocated for

frame buffer.

0110 = DVMT (UMA) mode, 48 MB of memory pre-allocated for

frame buffer.

0111 = DVMT (UMA) mode, 64 MB of memory pre-allocated for

frame buffer.

1000 = DVMT (UMA) mode, 128 MB of memory pre-allocated for

frame buffer.

1001 = DVMT (UMA) mode, 256 MB of memory pre-allocated for

frame buffer.

Note:

This register is locked and becomes Read Only when the

D_LCK bit in the SMRAM register is set.

BIOS Requirement: BIOS must not set this field to 000 if IVD (bit 1

of this register) is 0.

3:2

00b

Reserved

RW/L

IGD VGA Disable (IVD):

0 = Enable. Device 2 (IGD) claims VGA memory and I/O cycles, the

Sub-Class Code within Device 2 Class Code register is 00h.

1 =Disable. Device 2 (IGD) does not claim VGA cycles (Memory and

I/O), and the Sub-Class Code field within Device 2 function 0

Class Code register is 80h.

BIOS Requirement: BIOS must not set this bit to 0 if the GMS field

(bits 6:4 of this register) pre-allocates no memory. This bit MUST be

set to 1 if Device 2 is disabled either via a fuse or fuse override

(CAPID0[46] = 1) or via a register (DEVEN[3] = 0).

This register is locked by Intel® TXT or ME stolen Memory lock.

Reserved

82G33 Datasheet(PDF) 96 Page - Intel Corporation

82G33 Datasheet(HTML) 96 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL