| Electronic Components Datasheet Search |
|
900844 Datasheet(PDF) 36 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
900844 Datasheet(HTML) 36 Page - Freescale Semiconductor, Inc |
|
36 / 118 page ![]() Analog Integrated Circuit Device Data 36 Freescale Semiconductor 900844 FUNCTIONAL DEVICE OPERATION SYSTEM CONTROL INTERFACE Figure 11. General Exit Standby Diagram Figure 12. Optimized Exit Standby Diagram The power-on default AOACCTLVxx register setting for the VCCP, VCCPDDR, VCCA, and VCC180 rails, are to be turned on by the assertion of the EXITSTBY signal. However, every regulator has an AOACCTLVxx register setting, and can be configured to turn on, turn off, or have no change. The power-on default AOACCTLVxx register setting for all other regulators is set to no change. Note that the VDDQ regulator has to be enabled in order for the VCCA regulator to turn on. THERMTRIPB Pin THERMTRIPB is an active low Thermal Trip input signal. It is asserted by the CPU to indicate a catastrophic thermal event. On the falling edge of THERMTRIPB, the PMIC has 500 ms to sequence off all rails from the highest to lowest. The PMIC will turn on automatically upon detecting a turn on event, at which point the cold boot flow should be followed as shown in Turn on Events. The PMIC provides a weak (50 -100 k Ω) pull-up to VCCPAOAC. The PMIC only responds to a THERMTRIPB signal if the VCCP regulator is on. The platform controller hub output driver is a nominal 55 Ω. The THERMTRIPB pin follows the DC Signaling specifications in Table 3 with a reference of 1.05 V (VCCPAOAC). VIDEN[1:0] & VID[6:0] Pins Both VCC and VNN regulators are variable in the CPU and supply two different sub-systems. The CPU implements a VID mechanism that minimizes the number of required pins. The VID for VNN and VCC are multiplexed on to the same set of pins, and a separate 2-bit enable/ID is defined to specify to which sub-system the driven VID corresponds. One of the combinations notifies that the VID is invalid. This is used when the CPU is in C6/Standby, to tri-state the VID pins to save power. EXIT_STBY SPI BUS VR Stats VR_COMP# IDLE Existing Mode VR Reconfigure New Mode tVR_COMP AOACCTLVxx copied to TVxx Status EXIT_STBY SPI BUS VR Status VR_COMP# IDLE Existing Mode VR Reconfigure New Mode tVR_COMP AOACCTLVxx copied to CTLVxx 30 μsec |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |