Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LPC810M021FN8 Datasheet(PDF) 21 Page - NXP Semiconductors

Part # LPC810M021FN8
Description  LPC800 User manual
PDF  313 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC810M021FN8 Datasheet(HTML) 21 Page - NXP Semiconductors

Back Button LPC810M021FN8 Datasheet HTML 17Page - NXP Semiconductors LPC810M021FN8 Datasheet HTML 18Page - NXP Semiconductors LPC810M021FN8 Datasheet HTML 19Page - NXP Semiconductors LPC810M021FN8 Datasheet HTML 20Page - NXP Semiconductors LPC810M021FN8 Datasheet HTML 21Page - NXP Semiconductors LPC810M021FN8 Datasheet HTML 22Page - NXP Semiconductors LPC810M021FN8 Datasheet HTML 23Page - NXP Semiconductors LPC810M021FN8 Datasheet HTML 24Page - NXP Semiconductors LPC810M021FN8 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 313 page
background image
UM10601
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Preliminary user manual
Rev. 1.0 — 7 November 2012
21 of 313
NXP Semiconductors
UM10601
Chapter 4: LPC800 System configuration (SYSCON)
4.6.4 System PLL status register
This register is a Read-only register and supplies the PLL lock status (see <tbd>).
4.6.5 System oscillator control register
This register configures the frequency range for the system oscillator.
Table 8.
System PLL control register (SYSPLLCTRL, address 0x4004 8008) bit description
Bit
Symbol
Value
Description
Reset
value
4:0
MSEL
Feedback divider value. The division value M is the
programmed MSEL value + 1.
00000: Division ratio M = 1
to
11111: Division ratio M = 32
0
6:5
PSEL
Post divider ratio P. The division ratio is 2
 P.
0
0x0
P = 1
0x1
P = 2
0x2
P = 4
0x3
P = 8
31:7
-
-
Reserved. Do not write ones to reserved bits.
-
Table 9.
System PLL status register (SYSPLLSTAT, address 0x4004 800C) bit description
Bit
Symbol
Value
Description
Reset
value
0
LOCK
PLL lock status
0
0
PLL not locked
1
PLL locked
31:1
-
-
Reserved
-
Table 10.
System oscillator control register (SYSOSCCTRL, address 0x4004 8020) bit
description
Bit
Symbol
Value
Description
Reset
value
0
BYPASS
Bypass system oscillator
0x0
0
Disabled. Oscillator is not bypassed.
1
Enabled. PLL input (sys_osc_clk) is fed directly
from the XTALIN pin bypassing the oscillator. Use
this mode when using an external clock source
instead of the crystal oscillator.
1
FREQRANGE
Determines frequency range for Low-power
oscillator.
0x0
0
1 - 20 MHz frequency range.
1
15 - 25 MHz frequency range
31:2
-
-
Reserved
0x00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com