Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PCA9554CBS Datasheet(PDF) 22 Page - NXP Semiconductors

Part # PCA9554CBS
Description  Low-voltage 8-bit I2C-bus and SMBus low power I/O port with interrupt, weak pull-up
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9554CBS Datasheet(HTML) 22 Page - NXP Semiconductors

Back Button PCA9554CBS Datasheet HTML 18Page - NXP Semiconductors PCA9554CBS Datasheet HTML 19Page - NXP Semiconductors PCA9554CBS Datasheet HTML 20Page - NXP Semiconductors PCA9554CBS Datasheet HTML 21Page - NXP Semiconductors PCA9554CBS Datasheet HTML 22Page - NXP Semiconductors PCA9554CBS Datasheet HTML 23Page - NXP Semiconductors PCA9554CBS Datasheet HTML 24Page - NXP Semiconductors PCA9554CBS Datasheet HTML 25Page - NXP Semiconductors PCA9554CBS Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 36 page
background image
PCA9554B_PCA9554C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 19 September 2012
22 of 36
NXP Semiconductors
PCA9554B; PCA9554C
Low-voltage 8-bit I2C-bus/SMBus low power I/O port
13. Dynamic characteristics
Table 15.
I2C-bus interface timing requirements
Over recommended operating free air temperature range, unless otherwise specified. See Figure 26.
Symbol
Parameter
Conditions
Standard-mode
I2C-bus
Fast-mode
I2C-bus
Unit
Min
Max
Min
Max
fSCL
SCL clock frequency
0
100
0
400
kHz
tHIGH
HIGH period of the SCL clock
4
-
0.6
-
s
tLOW
LOW period of the SCL clock
4.7
-
1.3
-
s
tSP
pulse width of spikes that must
be suppressed by the input filter
050
0
50
ns
tSU;DAT
data set-up time
250
-
100
-
ns
tHD;DAT
data hold time
0
-
0
-
ns
tr
rise time of both SDA and SCL signals
-
1000
20
300
ns
tf
fall time of both SDA and SCL signals
-
300
20
(VDD /5.5 V)
300
ns
tBUF
bus free time between a STOP and
START condition
4.7
-
1.3
-
s
tSU;STA
set-up time for a repeated START
condition
4.7
-
0.6
-
s
tHD;STA
hold time (repeated) START condition
4
-
0.6
-
s
tSU;STO
set-up time for STOP condition
4
-
0.6
-
s
tVD;DAT
data valid time
SCL LOW to SDA
output valid
-3.45
-
0.9
s
tVD;ACK
data valid acknowledge time
ACK signal from
SCL LOW to SDA
(out) LOW
-3.45
-
0.9
s
Table 16.
Switching characteristics
Over recommended operating free air temperature range; CL 100 pF; unless otherwise specified. See Figure 26.
Symbol
Parameter
Conditions
Standard-mode
I2C-bus
Fast-mode
I2C-bus
Unit
Min
Max
Min
Max
tv(INT)
valid time on pin INT
from P port to INT
-1-
1
s
trst(INT)
reset time on pin INT
from SCL to INT
-1-
1
s
tv(Q)
data output valid time
from SCL to P port
-
400
-
400
ns
tsu(D)
data input set-up time
from P port to SCL
0
-
0
-
ns
th(D)
data input hold time
from P port to SCL
300
-
300
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com