Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Z8018010VSC Datasheet(PDF) 69 Page - Zilog, Inc.

Part # Z8018010VSC
Description  Microprocessor Unit
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8018010VSC Datasheet(HTML) 69 Page - Zilog, Inc.

Back Button Z8018010VSC Datasheet HTML 65Page - Zilog, Inc. Z8018010VSC Datasheet HTML 66Page - Zilog, Inc. Z8018010VSC Datasheet HTML 67Page - Zilog, Inc. Z8018010VSC Datasheet HTML 68Page - Zilog, Inc. Z8018010VSC Datasheet HTML 69Page - Zilog, Inc. Z8018010VSC Datasheet HTML 70Page - Zilog, Inc. Z8018010VSC Datasheet HTML 71Page - Zilog, Inc. Z8018010VSC Datasheet HTML 72Page - Zilog, Inc. Z8018010VSC Datasheet HTML 73Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 85 page
background image
Z80180
Microprocessor Unit
63
PS014004-1106
Architecture
When DE0 = 0 and the DMA interrupt is enabled (DIE0 = 1), a DMA interrupt request is
made to the CPU.
To perform a software WRITE to DE0, DWE0 must be written with 0 during the same register
WRITE
access. Writing DE0 to 0 disables channel 0 DMA. Writing DE0 to 1 enables channel
0 DMA and automatically sets DME (DMA Main Enable) to 1. DE0 is cleared to 0 during
RESET
.
DWE1: DE1 Bit WRITE Enable (bit 5)—When performing any
software WRITE to DE1, DWE1 must be written with 0 during the same access. DWE1
always reads as 1.
DWE0: DE0 Bit WRITE Enable (bit 4)—When performing any
software WRITE to DE0, DWE0 must be written with 0 during the same access. DWE0
always reads as 1.
DIE1: DMA Interrupt Enable Channel 1 (bit 3)—When DIE0 is set to 1, the
termination channel 1 DMA transfer (indicated when DE1 = 0) causes a CPU interrupt
request to be generated. When DIE0 = 0, the channel 0 DMA termination interrupt is
disabled. DIE0 is cleared to 0 during RESET.
DIE0: DMA Interrupt Enable Channel 0 (bit 2)—When DIE0 is set to 1, the
termination channel 0 of DMA transfer (indicated when DE0 = 0) causes a CPU interrupt
request to be generated. When DIE0 = 0, the channel 0 DMA termination interrupt is dis-
abled. DIE0 is cleared to 0 during RESET.
DME: DMA Main Enable (bit 0)—A DMA operation is only enabled when its DE bit
(DE0 for channel 0, DE1 for channel 1) and the DME bit is set to 1.
When NMI occurs, DME is reset to 0, disabling DMA activity during the NMI interrupt
service routine. To restart DMA, DE– and/or DE1 must be written with a 1 (even if the
contents are already 1). This WRITE automatically sets DME to 1, allowing DMA operations
to continue.
DME
cannot be directly written. It is cleared to 0 by NMI or indirectly set to 1 by
setting DE0 and/or DE1 to 1. DME is cleared to 0 during RESET.
DMA Mode Register (DMODE)
DMODE
is used to set the addressing and transfer mode for channel 0.
Note:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com