Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Z8018010VSC Datasheet(PDF) 45 Page - Zilog, Inc.

Part # Z8018010VSC
Description  Microprocessor Unit
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8018010VSC Datasheet(HTML) 45 Page - Zilog, Inc.

Back Button Z8018010VSC Datasheet HTML 41Page - Zilog, Inc. Z8018010VSC Datasheet HTML 42Page - Zilog, Inc. Z8018010VSC Datasheet HTML 43Page - Zilog, Inc. Z8018010VSC Datasheet HTML 44Page - Zilog, Inc. Z8018010VSC Datasheet HTML 45Page - Zilog, Inc. Z8018010VSC Datasheet HTML 46Page - Zilog, Inc. Z8018010VSC Datasheet HTML 47Page - Zilog, Inc. Z8018010VSC Datasheet HTML 48Page - Zilog, Inc. Z8018010VSC Datasheet HTML 49Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 85 page
background image
Z80180
Microprocessor Unit
39
PS014004-1106
Architecture
Data can be written into and read from the ASCI Transmit Data Register. If data is read from
the ASCI Transmit Data Register, the ASCI data transmit operation is not affected by this
READ
operation.
ASCI Receive Shift Register 0,1 (RSR0, RSR1)—
This register receives data shifted in on
the RxA pin. When full, data is automatically transferred to the ASCI Receive Data Register
(RDR) if it is empty. If RSR is not empty when the next incoming data byte is shifted in, an
overrun error occurs. This register is not program accessible.
ASCI Receive Data FIFO 0,1 (RDR0, RDR1)—
I/O Address = 08h, 09h. The ASCI Receive
Data Register is a READ-ONLY register. When a complete incoming data byte is assembled
in RSR, it is automatically transferred to the 4 character Receive Data First-In First-Out
(FIFO) memory. The oldest character in the FIFO (if any) can be read from the Receive Data
Register (RDR). The next incoming data byte can be shifted into RSR while the FIFO is full.
The ASCI receiver is well buffered.
ASCI Transmit Data Registers
Register addresses 06h and 07h hold the ASCI transmit data for channel 0 and channel 1,
respectively.
Channel 0
Mnemonics TDR0 (Address 06h)
Figure 28. ASCI Register Channel 0
ASCI Transmit Channel 0
—
—
——
—
—-
—
7
6
54
32
1
—-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com