Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

AS1130 Datasheet(PDF) 6 Page - ams AG

Part # AS1130
Description  132-LED Cross-Plexing Dr iver wi th scrol l ing Funct ion
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS1130 Datasheet(HTML) 6 Page - ams AG

Back Button AS1130 Datasheet HTML 2Page - ams AG AS1130 Datasheet HTML 3Page - ams AG AS1130 Datasheet HTML 4Page - ams AG AS1130 Datasheet HTML 5Page - ams AG AS1130 Datasheet HTML 6Page - ams AG AS1130 Datasheet HTML 7Page - ams AG AS1130 Datasheet HTML 8Page - ams AG AS1130 Datasheet HTML 9Page - ams AG AS1130 Datasheet HTML 10Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 39 page
background image
www.austriamicrosystems.com/LED-Driver-ICs/AS1130
Revision 1.07
5 - 38
AS1130
Datasheet - E l e c t r i c a l C h a r a c t e r i s t i c s
Note:
The Min / Max values of the Timing Characteristics are guaranteed by design.
Table 4. Logic Inputs/Outputs Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
IIH, IIL
Logic Input Current
VIN = 0V or VDD
-1
1
A
VIH
CMOS Logic High Input Voltage
0.7 x VDD
V
VIL
CMOS Logic Low Input Voltage
0.3 x VDD
V
∆VI
CMOS Hysteresis Voltage
0.3
V
VIH
Mobile Logic High Input Voltage
1
1.6
V
VIL
Mobile Logic Low Input Voltage
1
0.6
V
∆VI
Hysteresis Voltage
1
0.1
V
VOL(SDA)
SDA Output Low Voltage
ISINK = 3mA
0.4
V
VOL(IRQ)
IRQ Output Low Voltage
ISINK = 3mA
0.4
V
VOL(SYNC_
OUT)
Sync Clock Output Low Voltage
ISINK = 1mA
0.4
V
VOH(SYNC
_OUT)
Sync Clock Output High Voltage
ISOURCE = 1mA
VDD-0.4
V
Capacitive Load for Each Bus Line
400
pF
1. available on request, See Ordering Information on page 37
Table 5. I²C Timing Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fSCL
SCL Frequency
100
1000
kHz
tBUF
Bus Free Time Between STOP and START Conditions
1.3
s
tHOLDSTART
Hold Time for Repeated
START Condition
260
ns
tLOW
SCL Low Period
500
ns
tHIGH
SCL High Period
260
ns
tSETUPSTART
Setup Time for Repeated
START Condition
260
ns
tSETUPDATA Data Setup Time
100
ns
tHOLDDATA
Data Hold Time
70
ns
tRISE(SCL)
SCL Rise Time
120
ns
tRISE(SCL1)
SCL Rise Time after Repeated START Condition and After
an ACK Bit
120
ns
tFALL(SCL)
SCL Fall Time
120
ns
tRISE(SDA)
SDA Rise Time
120
ns
tFALL(SDA)
SDA Fall Time
120
ns
tSETUPSTOP STOP Condition Setup Time
260
ns
tSPIKESUP
Pulse Width of Spike Suppressed
6
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com