Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AN4031 Datasheet(PDF) 6 Page - STMicroelectronics

Part # AN4031
Description  Using the STM32F2 and STM32F4 DMA controller
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4031 Datasheet(HTML) 6 Page - STMicroelectronics

Back Button AN4031 Datasheet HTML 2Page - STMicroelectronics AN4031 Datasheet HTML 3Page - STMicroelectronics AN4031 Datasheet HTML 4Page - STMicroelectronics AN4031 Datasheet HTML 5Page - STMicroelectronics AN4031 Datasheet HTML 6Page - STMicroelectronics AN4031 Datasheet HTML 7Page - STMicroelectronics AN4031 Datasheet HTML 8Page - STMicroelectronics AN4031 Datasheet HTML 9Page - STMicroelectronics AN4031 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 36 page
background image
DMA controller description
AN4031
6/36
DocID022648 Rev 1
1
DMA controller description
The DMA is an AMBA advanced high-performance bus (AHB) module that features three
AHB ports: a slave port for DMA programming and two master ports (peripheral and
memory ports) that allow the DMA to initiate data transfers between different slave modules.
The DMA allows data transfers to take place in the background, without the intervention of
the Cortex-Mx processor. During this operation, the main processor can execute other tasks
and it is only interrupted when a whole data block is available for processing.
Large amounts of data can be transferred with no major impact on the system performance.
The DMA is mainly used to implement central data buffer storage (usually in the system
SRAM) for different peripheral modules. This solution is less expensive in terms of silicon
and power consumption compared to a distributed solution where each peripheral needs to
implement it own local data storage.
The STM32F2/F4 DMA controller takes full advantage of the Cortex-Mx Harvard
architecture and the multi-layer bus system in order to ensure very low latency both for DMA
transfers and for CPU execution/interrupt event detection/service.
1.1
DMA transfer properties
A DMA transfer is characterized by the following properties:
•
DMA stream/channel
•
Stream priority
•
Source and destination addresses
•
Transfer mode
•
Transfer size (only when DMA is the flow controller)
•
Source/destination address incrementing or non-incrementing
•
Source and destination data width
•
Transfer type
•
FIFO mode
•
Source/destination burst size
•
Double-buffer mode
•
Flow control
STM32F2/F4 devices embed two DMA controllers, and each DMA has two port, one
peripheral port and one memory port, which can work simultaneously.
Figure 1 shows the DMA block diagram.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com