PIC16LC773-04SLASHSP datasheet(60/200 Pages) MICROCHIP

60 / 200 page

PIC16C77X

DS30275A-page 60

Advance Information

8.1.5

SLAVE MODE

In slave mode, the data is transmitted and received as

the external clock pulses appear on SCK. When the

last bit is latched the interrupt flag bit SSPIF (PIR1<3>)

is set.

While in slave mode the external clock is supplied by

the external clock source on the SCK pin. This external

clock must meet the minimum high and low times as

specified in the electrical specifications.

While in sleep mode, the slave can transmit/receive

data. When a byte is received the device will wake-up

from sleep.

8.1.6

SLAVE SELECT SYNCHRONIZATION

The SS pin allows a synchronous slave mode. The

SPI must be in slave mode with SS pin control

enabled (SSPCON<3:0> = 0100). The pin must not

be driven low for the SS pin to function as an input.

TRISA<5> must be set. When the SS pin is low,

transmission and reception are enabled and the

SDO pin is driven. When the SS pin goes high, the

SDO pin is no longer driven, even if in the middle of

a transmitted byte, and becomes a floating output.

External pull-up/ pull-down resistors may be desirable,

depending on the application.

When the SPI module resets, the bit counter is forced

to 0. This can be done by either forcing the SS pin to a

high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can

be connected to the SDI pin. When the SPI needs to

operate as a receiver the SDO pin can be configured as

an input. This disables transmissions from the SDO.

The SDI can always be left as an input (SDI function)

since it cannot create a bus conflict.

FIGURE 8-7:

SLAVE SYNCHRONIZATION WAVEFORM

Note:

When the SPI module is in Slave Mode

with

control

enabled,

(SSP-

CON<3:0> = 0100) the SPI module will

reset if the SS pin is set to VDD.

Note:

If the SPI is used in Slave Mode with

CKE = ’1’, then SS pin control must be

enabled.

SCK

(CKP = 1

SCK

(CKP = 0

Input

Sample

SDI

bit7

SDO

bit7

bit6

bit7

SSPIF

Interrupt

(SMP = 0)

CKE = 0)

(SMP = 0)

Write to

SSPBUF

SSPSR to

SSPBUF

Flag

bit0

bit7

bit0

Next Q4 cycle

after Q2

↓

PIC16LC773-04/SP Datasheet(PDF) 60 Page - Microchip Technology

PIC16LC773-04/SP Datasheet(HTML) 60 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL