Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MSP430F449IPZ Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
Part # MSP430F449IPZ
Description  MIXED SIGNAL MICROCONTROLLER
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

MSP430F449IPZ Datasheet(HTML) 21 Page - Texas Instruments

Back Button MSP430F449IPZ Datasheet HTML 17Page - Texas Instruments MSP430F449IPZ Datasheet HTML 18Page - Texas Instruments MSP430F449IPZ Datasheet HTML 19Page - Texas Instruments MSP430F449IPZ Datasheet HTML 20Page - Texas Instruments MSP430F449IPZ Datasheet HTML 21Page - Texas Instruments MSP430F449IPZ Datasheet HTML 22Page - Texas Instruments MSP430F449IPZ Datasheet HTML 23Page - Texas Instruments MSP430F449IPZ Datasheet HTML 24Page - Texas Instruments MSP430F449IPZ Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 85 page
background image
MSP430x43x, MSP430x44x
MIXED SIGNAL MICROCONTROLLER
SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002
21
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
flash memory, control register FCTL1, FCTL2, and FCTL3 (continued)
rw–0
15
0
SEG
WRT
87
WRT
res.
res.
res.
MEras Erase
res.
rw–0r–0r–0r–0rw–0rw–0r–0
096h
0A5h
FCTL1
0128h
FCTL1 Read:
FCTL1 Write:
The bits control erase or mass erase of the flash, write (WRT), programming, or segment write (SEGWRT).
The control register FCTL2 determines the operation of the timing generator that generates all the timing signals
necessary for write, erase, and mass erase from the selected clock source. One of three different clock sources
may be selected. The selected clock source must be divided to meet the frequency requirements specified in
the recommended operating conditions.
NOTE:
The mass erase duration generated by the flash timing generator is at least 11.1 ms. The cumulative
mass erase time needed is 200 ms. This can be achieved by repeating the mass erase operation
until the cumulative mass erase time is met (a minimum of 19 cycles may be required).
rw–0
15
0
SSEL1
87
FN5
rw–1rw–0rw–1
096h
0A5h
FCTL2
012Ah
FCTL2 Read:
FCTL2 Write:
SSEL0
FN4
FN3
FN2
FN1
FN0
rw–0rw–0rw–0rw–0
Control register FCTL3 determines the access and flags the status and error conditions of the flash operation.
There are no restrictions to modify this control register. Control bits are reset or set (WAIT) with PUC but key
violation bit KEYV is reset with POR.
rw–1
15
0
ACCV
IFG
87
EMEX
res.
res.
WAIT
KEYV
BUSY
rw–0
r–0r–0r–1rw–0rw–(0)
096h
0A5h
FCTL3
012Ch
FCTL3 Read:
FCTL3 Write:
Lock
r(w)–0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com