Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8595 Datasheet(PDF) 24 Page - Wolfson Microelectronics plc

Part # WM8595
Description  24-bit 192kHz 2Vrms Multi-Channel CODEC
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8595 Datasheet(HTML) 24 Page - Wolfson Microelectronics plc

Back Button WM8595 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 28Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 82 page
background image
WM8595
Production Data
w
PD, Rev 4.2, January 2011
24
DSP MODE B
In DSP Mode B, the MSB of channel 1 left data input is sampled on the first bit clock rising edge
following a left/right clock rising edge. Channel 1 right data then follows. The MSB of output data
changes on the same falling edge of BCLK as the low to high left/right clock transition and may be
sampled on the rising edge of bit clock. The right channel data is contiguous with the left channel
data.
Figure 17 DSP Mode B Timing
DIGITAL AUDIO INTERFACE CONTROL
The control of the audio interface formats is achieved by register write. Dynamically changing the
audio data format may cause erroneous operation and is not recommended.
Interface timing is such that the input data and left/right clock are sampled on the rising edge of the
interface bit clock. Output data changes on the falling edge of the interface bit clock. By setting the
appropriate bit clock and left/right clock polarity bits, the WM8595 ADC and DACs can sample data
on the opposite clock edges.
The control of audio interface formats and clock polarities is summarised in Table 11.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R2
DAC1_CTRL1
02h
1:0
DAC1_
FMT[1:0]
10
DAC1 Audio Interface Format
00 = Right Justified
01 = Left Justified
10 = I2S
11 = DSP
3:2
DAC1_
WL[1:0]
10
DAC1 Audio Interface Word Length
00 = 16-bit
01 = 20-bit
10 = 24-bit
11 = 32-bit (not available in Right Justified
mode)
4
DAC1_BCP
0
DAC1 BCLK Polarity
0 = DACBCLK not inverted - data latched on
rising edge of BCLK
1 = DACBCLK inverted - data latched on
falling edge of BCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com