 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMS320VC5407 Datasheet(PDF) 30 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5407 Datasheet(HTML) 30 Page - Texas Instruments |
|
|
30 / 110 page  Functional Overview 30 November 2001 − Revised April 2004 SPRS007D 3.6 On-Chip Peripherals The 5407/5404 device has the following peripherals: • Software-programmable wait-state generator • Programmable bank-switching • A host-port interface (HPI8/16) • Three multichannel buffered serial ports (McBSPs) • Two hardware timers • A clock generator with a multiple phase-locked loop (PLL) • Enhanced external parallel interface (XIO2) • A DMA controller (DMA) • A UART with an integrated baud rate generator 3.6.1 Software-Programmable Wait-State Generator The software wait-state generator of the 5407/5404 can extend external bus cycles by up to fourteen machine cycles. Devices that require more than fourteen wait states can be interfaced using the hardware READY line. When all external accesses are configured for zero wait states, the internal clocks to the wait-state generator are automatically disabled. Disabling the wait-state generator clocks reduces the power consumption of the 5407/5404. The software wait-state register (SWWSR) controls the operation of the wait-state generator. The 14 LSBs of the SWWSR specify the number of wait states (0 to 7) to be inserted for external memory accesses to five separate address ranges. This allows a different number of wait states for each of the five address ranges. Additionally, the software wait-state multiplier (SWSM) bit of the software wait-state control register (SWCR) defines a multiplication factor of 1 or 2 for the number of wait states. At reset, the wait-state generator is initialized to provide seven wait states on all external memory accesses. The SWWSR bit fields are shown in Figure 3−7 and described in Table 3−3. 15 14 12 11 9 8 XPA I/O DATA DATA R/W-0 R/W-111 R/W-111 65 3 2 0 DATA PROGRAM PROGRAM R/W-111 R/W-111 R/W-111 LEGEND: R = Read, W = Write, n = value after reset Figure 3−7. Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address 0028h] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
