Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LAN89218 Datasheet(PDF) 86 Page - Microchip Technology

Part # LAN89218
Description  High-Performance Single-Chip 10/100 Ethernet Controller for Automotive Applications
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN89218 Datasheet(HTML) 86 Page - Microchip Technology

Back Button LAN89218 Datasheet HTML 82Page - Microchip Technology LAN89218 Datasheet HTML 83Page - Microchip Technology LAN89218 Datasheet HTML 84Page - Microchip Technology LAN89218 Datasheet HTML 85Page - Microchip Technology LAN89218 Datasheet HTML 86Page - Microchip Technology LAN89218 Datasheet HTML 87Page - Microchip Technology LAN89218 Datasheet HTML 88Page - Microchip Technology LAN89218 Datasheet HTML 89Page - Microchip Technology LAN89218 Datasheet HTML 90Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 148 page
background image
LAN89218
DS60001255B-page 86
 2008-2015 Microchip Technology Inc.
5.3.13
PMT_CTRL— POWER MANAGEMENT CONTROL REGISTER
This register controls the Power Management features. This register can be read while the LAN89218 is in a power
saving mode.
Offset:
84h
Size:
32 bits
Note:
The LAN89218 must always be read at least once after power-up, reset, or upon return from a power-sav-
ing state or write operations will not function.
Bits
Description
Type
Default
31:14
Reserved
RO
-
13:12
Power Management Mode (PM_MODE)
. These bits set the LAN89218 into
the appropriate Power Management mode. Special care must be taken when
modifying these bits.
Encoding:
00b – D0 (normal operation)
01b – D1 (wake-up frame and magic packet detection are enabled)
10b – D2 (can perform energy detect)
11b – Reserved - Do not set in this mode
Note:
When the LAN89218 is in any of the reduced power modes, a write
of any data to the BYTE_TEST register will wake-up the device. DO
NOT PERFORM WRITES TO OTHER ADDRRESSES while the
READY bit in this register is cleared.
SC
00b
11
Reserved
RO
-
10
PHY Reset (PHY_RST)
. Writing a ‘1’ to this bit resets the PHY. The internal
logic automatically holds the PHY reset for a minimum of 100 µs. When the
PHY is released from reset, this bit is automatically cleared. All writes to this bit
are ignored while this bit is high.
SC
0b
9
Wake-On-Lan Enable (WOL_EN)
. When set, the PME signal (if enabled with
PME_EN) will be asserted in accordance with the PME_IND bit upon a WOL
event. When set, the PME_INT will also be asserted upon a WOL event,
regardless of the setting of the PME_EN bit.
R/W
0b
8
Energy-Detect Enable (ED_EN)
. When set, the PME signal (if enabled with
PME_EN) will be asserted in accordance with the PME_IND bit upon an
Energy-Detect event. When set, the PME_INT will also be asserted upon an
Energy Detect event, regardless of the setting of the PME_EN bit.
R/W
0b
7
Reserved
RO
-
6
PME Buffer Type (PME_TYPE)
. When cleared, enables PME to function as an
open-drain buffer for use in a Wired-Or configuration. When set, the PME out-
put is a Push-Pull driver. When configured as an open-drain output the
PME_POL field is ignored, and the output is always active low.
R/W
NASR
0b
5:4
WAKE-UP Status (WUPS)
. This field indicates the cause of a wake-up event
detection as follows
00b – No wake-up event detected
01b – Energy detected
10b – Wake-up frame or magic packet detected
11b – Indicates multiple events occurred
WUPS bits are cleared by writing a ‘1’ to the appropriate bit. The device must
return to the D0 state (READY bit set) before these bits can be cleared.
Note:
In order to clear this bit, it is required that all event sources be
cleared as well. The event sources are described in Figure 3-19.
R/WC
00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com