| Electronic Components Datasheet Search |
|
AD6684 Datasheet(PDF) 79 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD6684 Datasheet(HTML) 79 Page - Analog Devices |
|
79 / 107 page ![]() Data Sheet AD6684 Rev. 0 | Page 79 of 107 Reg. Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset R/W 0x0555 Pair Map User Pattern 3 LSB User Pattern 3[7:0] 0x00 R/W 0x0556 Pair Map User Pattern 3 MSB User Pattern 3[15:8] 0x00 R/W 0x0557 Pair Map User Pattern 4 LSB User Pattern 4[7:0] 0x00 R/W 0x0558 Pair Map User Pattern 4 MSB User Pattern 4[15:8] 0x00 R/W 0x0559 Pair Map Output Control Mode 0 Reserved Converter control Bit 1 selection Reserved Converter control Bit 0 selection 0x00 R/W 0x055A Pair Map Output Control Mode 1 Reserved Converter control Bit 2 selection 0x01 R/W 0x0561 Pair map output sample mode Reserved Sample invert Data format select 0x01 R/W 0x0564 Pair map output channel select Reserved Reserved Con- verter channel swap control 0x00 R/W 0x056E JESD204B map PLL control JESD204B lane rate control Reserved 0x00 R/W 0x056F JESD204B map PLL status PLL lock status Reserved 0x00 R 0x0570 JESD204B map JTX quick configuration Quick Configuration L Quick Configuration M Quick Configuration F 0x49 R/W 0x0571 JESD204B map JTX Link Control 1 Standby mode Tail bit (t) PN Long transport layer test Lane synchronization ILAS sequence mode FACI Link control 0x14 R/W 0x0572 JESD204B map JTX Link Control 2 SYNCINB±AB/ SYNCINB±CD pin control SYNC- INB±AB/ SYNCINB±CD pin invert SYNCINB±AB/ SYNCINB±CD pin type Reserved 8-bit/10-bit bypass 8-bit/10-bit invert Reserved 0x00 R/W 0x0573 JESD204B map JTX Link Control 3 Checksum mode Test injection point JESD204B test mode patterns 0x00 R/W 0x0574 JESD204B map JTX Link Control 4 ILAS delay Reserved Link layer test mode 0x00 R/W 0x0578 JESD204B map JTX LMFC offset Reserved LMFC phase offset value 0x00 R/W 0x0580 JESD204B map JTX DID configuration JESD204B Tx serial device identification (DID) value 0x00 R/W 0x0581 JESD204B map JTX BID configuration Reserved JESD204B Tx serial bank identification (BID) value 0x00 R/W 0x0583 JESD204B map JTX LID 0 configuration Reserved Lane 0 serial lane identification (LID) value 0x00 R/W |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |