| Electronic Components Datasheet Search |
|
PC87303 Datasheet(PDF) 88 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87303 Datasheet(HTML) 88 Page - National Semiconductor (TI) |
|
88 / 114 page ![]() 90 Keyboard Controller and Real-Time Clock (Continued) Program Status Word Register (PSW) This 8-bit register holds the program execution status The bit definition of the PSW register is shown in Figure 9-6 CY AC F0 BS rsv SP k20l bit 7 6 5 4 3 2-0 FIGURE 9-6 PSW Register Bits Bit 7 CY Carry flag of the accumulator Bit 6 AC Auxiliary Carry flag of the accumulator ie carry from bit 3 to 4 of the ALU Bit 5 F0 Flag 0 A general purpose software flag Bit 4 BS The current active register bank 0 e bank 0 1 e bank 1 Bit 3 Reserved User should not change its power-up value Bits 2-0 Stack Pointer 3-bit Stack Pointer for 8-level stack When the CPU performs a subroutine call or interrupt call the PC and the upper 4 bits of the PSW are pushed into the stack Upon return the PSW can be restored in option If a RETR Return instruction is executed PSW is restored PSW is not restored if an RET Return instruction is executed See Figure 9-5 914 IO Interface The keyboard controller of the PC87303 provides 16 gener- al purpose IO lines two open-collector output lines and two input lines as shown in the Functional Block Diagram in Figure 9-1 General Purpose IO The 16 general purpose IO lines P10 – P17 and P20 – P27 are mapped to Port 1 and Port 2 respectively These IO lines are quasi-bidirectional because the output buffer can- not be turned off even if the IO line is intended for input Whena0is written to an IO line it behaves like an output Whena1is written to an IO line it behaves like an input On reset all IO lines are inputs Figure 9-7 illustrates the structure of the IO line Q1 and Q2 are the normal output transistors When the IO line is in- tended for output 0 is written into the flip-flop which latch- es and Q2 turns on When 1 is written Q1 turns on briefly because it is gated by a short port-write pulse also Q1 charges up the pad to near VCC and then turns off An ac- tive pull-up transistor Q3 turns on also but it provides a large pull-up resistance because it is a weak transistor At this stage the IO line can be used as input a low imped- ance low voltage can override the pin and the input buffer reads a low level input If the pin is driven high or undriven a high level is read Therefore to use a port pin as input a logic 1 must first be written to it When the keyboard control- ler is reset all port lines will be initialized to logic 1 Because Q1 turns on momentarily when a write to the port is performed there is potential for a current surge A series resistor connected to those port lines used as inputs is rec- ommended to limit the potential surge (Figure 9-8) TLC12074 – 42 FIGURE 9-7 Active Pull-Up IO Port Structure R current limiting resistor A small-value series current limiting resistor is recommended when PORT PINS are used as inputs TLC12074 – 43 FIGURE 9-8 Using Port Pins as Inputs 88 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |