Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F564MFDDFB Datasheet(PDF) 130 Page - Renesas Technology Corp

Part # R5F564MFDDFB
Description  120-MHz 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 4-MB flash memory
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F564MFDDFB Datasheet(HTML) 130 Page - Renesas Technology Corp

Back Button R5F564MFDDFB Datasheet HTML 126Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 127Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 128Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 129Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 130Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 131Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 132Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 133Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 134Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 228 page
background image
R01DS0173EJ0110 Rev.1.10
Page 130 of 228
Oct 24, 2016
RX64M Group
4. I/O Registers
000C 4C50h
EPTPC
1
Announce Message Flag Field Setting Register
ANFR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C54h
EPTPC
1
Sync Message Flag Field Setting Register
SYNFR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C58h
EPTPC
1
Delay_Req Message Flag Field Setting Register
DYRQFR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C5Ch
EPTPC
1
Delay_Resp Message Flag Field Setting Register
DYRPFR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C60h
EPTPC
1
SYNFP Local Clock ID Registers
SYCIDRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C64h
EPTPC
1
SYNFP Local Clock ID Registers
SYCIDRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C68h
EPTPC
1
SYNFP Local Port Number Register
SYPNUMR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C80h
EPTPC
1
SYNFP Register Value Load Directive Register
SYRVLDR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C90h
EPTPC
1
SYNFP Reception Filter Register 1
SYRFL1R
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C94h
EPTPC
1
SYNFP Reception Filter Register 2
SYRFL2R
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C98h
EPTPC
1
SYNFP Transmission Enable Register
SYTRENR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CA0h
EPTPC
1
Master Clock ID Register
MTCIDU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CA4h
EPTPC
1
Master Clock ID Register
MTCIDL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CA8h
EPTPC
1
Master Clock Port Number Register
MTPID
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CC0h
EPTPC
1
SYNFP Transmission Interval Setting Register
SYTLIR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CC4h
EPTPC
1
SYNFP Received logMessageInterval Value
Indication Register
SYRLIR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CC8h
EPTPC
1
offsetFromMaster Value Register
OFMRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CCCh
EPTPC
1
offsetFromMaster Value Register
OFMRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CD0h
EPTPC
1
meanPathDelay Value Register
MPDRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CD4h
EPTPC
1
meanPathDelay Value Register
MPDRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CE0h
EPTPC
1
grandmasterPriority Field Setting Register
GMPR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CE4h
EPTPC
1
grandmasterClockQuality Field Setting Register
GMCQR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CE8h
EPTPC
1
grandmasterIdentity Field Setting Registers
GMIDRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CECh
EPTPC
1
grandmasterIdentity Field Setting Registers
GMIDRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CF0h
EPTPC
1
currentUtcOffset/timeSource Field Setting Register
CUOTSR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4CF4h
EPTPC
1
stepsRemoved Field Setting Register
SRR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4D00h
EPTPC
1
PTP-primary Message Destination MAC Address
Setting Registers
PPMACRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4D04h
EPTPC
1
PTP-primary Message Destination MAC Address
Setting Registers
PPMACRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4D08h
EPTPC
1
PTP-pdelay Message MAC Address Setting Registers PDMACRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4D0Ch
EPTPC
1
PTP-pdelay Message MAC Address Setting Registers PDMACRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4D10h
EPTPC
1
PTP Message EtherType Setting Register
PETYPER
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
Table 4.1
List of I/O Registers (Address Order) (59 / 67)
Address
Module
Symbol Register Name
Register
Symbol
Number
of Bits
Access
Size
Number of Access Cycles
Related
Function
ICLK
PCLK
ICLK
 PCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com