Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F564MFDDFB Datasheet(PDF) 129 Page - Renesas Technology Corp

Part # R5F564MFDDFB
Description  120-MHz 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 4-MB flash memory
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F564MFDDFB Datasheet(HTML) 129 Page - Renesas Technology Corp

Back Button R5F564MFDDFB Datasheet HTML 125Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 126Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 127Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 128Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 129Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 130Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 131Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 132Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 133Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 228 page
background image
R01DS0173EJ0110 Rev.1.10
Page 129 of 228
Oct 24, 2016
RX64M Group
4. I/O Registers
000C 4900h
EPTPC
0
PTP-primary Message Destination MAC Address
Setting Registers
PPMACRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4904h
EPTPC
0
PTP-primary Message Destination MAC Address
Setting Registers
PPMACRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4908h
EPTPC
0
PTP-pdelay Message MAC Address Setting Registers PDMACRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 490Ch
EPTPC
0
PTP-pdelay Message MAC Address Setting Registers PDMACRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4910h
EPTPC
0
PTP Message EtherType Setting Register
PETYPER
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4920h
EPTPC
0
PTP-primary Message Destination IP Address Setting
Register
PPIPR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4924h
EPTPC
0
PTP-pdelay Message Destination IP Address Setting
Register
PDIPR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4928h
EPTPC
0
PTP event Message TOS Setting Register
PETOSR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 492Ch
EPTPC
0
PTP general Message TOS Setting Register
PGTOSR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4930h
EPTPC
0
PTP-primary Message TTL Setting Register
PPTTLR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4934h
EPTPC
0
PTP-pdelay Message TTL Setting Register
PDTTLR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4938h
EPTPC
0
PTP event Message UDP Destination Port Number
Setting Register
PEUDPR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 493Ch
EPTPC
0
PTP general Message UDP Destination Port Number
Setting Register
PGUDPR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4940h
EPTPC
0
Frame Reception Filter Setting Register
FFLTR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4960h
EPTPC
0
Frame Reception Filter MAC Address 0 Setting
Registers
FMAC0RU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4964h
EPTPC
0
Frame Reception Filter MAC Address 0 Setting
Registers
FMAC0RL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4968h
EPTPC
0
Frame Reception Filter MAC Address 1 Setting
Registers
FMAC1RU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 496Ch
EPTPC
0
Frame Reception Filter MAC Address 1 Setting
Registers
FMAC1RL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 49C0h
EPTPC
0
Asymmetric Delay Setting Register
DASYMRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 49C4h
EPTPC
0
Asymmetric Delay Setting Register
DASYMRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 49C8h
EPTPC
0
Timestamp Latency Setting Register
TSLATR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 49CCh
EPTPC
0
SYNFP Operation Setting Register
SYCONFR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 49D0h
EPTPC
0
SYNFP Frame Format Setting Register
SYFORMR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 49D4h
EPTPC
0
Response Message Reception Timeout Register
RSTOUTR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C00h
EPTPC
1
SYNFP Status Register
SYSR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C04h
EPTPC
1
SYNFP Status Notification Permission Register
SYIPR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C10h
EPTPC
1
SYNFP MAC Address Registers
SYMACRU
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C14h
EPTPC
1
SYNFP MAC Address Registers
SYMACRL
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C1Ch
EPTPC
1
SYNFP Local IP Address Register
SYIPADDRR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C40h
EPTPC
1
SYNFP Specification Version Setting Register
SYSPVRR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
000C 4C44h
EPTPC
1
SYNFP Domain Number Setting Register
SYDOMR
32
32
9 to 211 PCLKA
2 to 106 ICLK
EPTPC
Table 4.1
List of I/O Registers (Address Order) (58 / 67)
Address
Module
Symbol Register Name
Register
Symbol
Number
of Bits
Access
Size
Number of Access Cycles
Related
Function
ICLK
PCLK
ICLK
 PCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com