ADATE320 datasheet(10/83 Pages) AD

10 / 83 page

Data Sheet

ADATE320

Rev. B | Page 9 of 82

Parameter

Min

Typ

Max

Unit

Test

Level

Test Conditions/Comments

Common-Mode Voltage

Measured relative to VTTCx, with 100 Ω differential termination

ADATE320

−250

ADATE320-1

−400

Differential Mode Voltage

Measured differentially

100 Ω Differential

Termination

ADATE320

250

ADATE320-1

400

No External Termination

ADATE320

450

500

550

ADATE320-1

700

800

900

AC SPECIFICATIONS

Unless otherwise specified, all ac tests are performed after

dc levels calibration; input transition time: 50 ps 20% to

80%; outputs terminated 50 Ω to 0.0 V; comparator CLC set

to ¼ scale (010)

Rise/Fall Times, 20% to 80%

100

Measured with 50 Ω to 0.0 V

Propagation Delay

580

VDUTx = 0.0 V to 1.0 V swing, drive term mode, VIT = 0.0 V,

comparator threshold = 0.5 V

Propagation Delay TC

ps/°C

VDUTx = 0.0 V to 1.0 V swing, drive term mode, VIT = 0.0 V,

comparator threshold = 0.5 V

Propagation Delay Matching

High Transition to Low

Transition

VDUTx = 0.0 V to 1.0 V swing, drive term mode, VIT = 0.0 V,

comparator threshold = 0.5 V

Propagation Delay Matching

High to Low Comparator

VDUTx = 0.0 V to 1.0 V swing, drive term mode, VIT = 0.0 V,

comparator threshold = 0.5 V

Propagation Delay

Dispersion

Drive term mode, VIT = 0.0 V

Slew Rate: 400 ps vs.

1.0 ns (20% to 80%)

VDUTx = 0.0 V to 0.5 V swing, comparator threshold = 0.25 V

Overdrive: 250 mV vs.

1.0 V

For 250 mV: VDUTx: 0.0 V to 0.50 V swing; for 1.0 V: VDUTx: 0.0 V

to 1.25 V swing, comparator threshold = 0.25 V

1.0 V Pulse Width: 0.4 ns,

0.5 ns, 1 ns, 5 ns, 10 ns

VDUTx = 0.0 V to 1.0 V swing, 32 MHz, comparator threshold =

0.5 V

0.5 V Pulse Width: 0.4 ns,

0.5 ns, 1 ns, 5 ns, 10 ns

VDUTx = 0.0 V to 0.5 V swing, 32 MHz, comparator threshold =

0.25 V

Duty Cycle: 5% to 95%

VDUTx = 0.0 V to 1.0 V swing, 32 MHz, comparator threshold =

0.5 V

Minimum Detectable Pulse

Width

200

VDUTx = 0.0 V to 1.0 V swing, 32 MHz, greater than 50%

output differential amplitude

Input Equivalent Rise/Fall

Time, 1.0 V, Terminated

110

VDUTx = 0.0 V to 1.0 V swing, drive term mode, VIT = 0.0 V,

CLC = 010, measured from digitized plot, 20% to 80%

transition time of digitized plot is root-sum square (RSS) of

input equivalent rise/fall and 50 ps input stimulus

Input Equivalent Rise/Fall

Time, 2.0 V, Unterminated

500

VDUTx = 0.0 V to 2.0 V swing, drive high-Z, measured from

digitized plot, 20% to 80% transition time of digitized plot

is root-sum square (RSS) of input equivalent rise/fall and

50 ps input stimulus

Cable Loss Compensation

(CLC)

VDUTx = 0.0 V to 1.0 V swing, drive term mode, VIT = 0.0 V,

maximum CLC setting

CLC Amplitude

CLC Resolution

Bits

CLC Time Constant 1

280

CLC Time Constant 2

4.8

ADATE320 Datasheet(PDF) 10 Page - Analog Devices

ADATE320 Datasheet(HTML) 10 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL