Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LPC5410X Datasheet(PDF) 42 Page - NXP Semiconductors

Part # LPC5410X
Description  32-bit ARM Cortex-M4/M0 MCU; 104 kB SRAM; 512 kB flash, 3 x I2C, 2 x SPI, 4 x USART, 32-bit counter/ timers, SCTimer/PWM, 12-bit 5.0 Msamples/sec ADC
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC5410X Datasheet(HTML) 42 Page - NXP Semiconductors

Back Button LPC5410X Datasheet HTML 38Page - NXP Semiconductors LPC5410X Datasheet HTML 39Page - NXP Semiconductors LPC5410X Datasheet HTML 40Page - NXP Semiconductors LPC5410X Datasheet HTML 41Page - NXP Semiconductors LPC5410X Datasheet HTML 42Page - NXP Semiconductors LPC5410X Datasheet HTML 43Page - NXP Semiconductors LPC5410X Datasheet HTML 44Page - NXP Semiconductors LPC5410X Datasheet HTML 45Page - NXP Semiconductors LPC5410X Datasheet HTML 46Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 95 page
background image
LPC5410x
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Product data sheet
Rev. 2.11 — 19 September 2019
42 of 95
NXP Semiconductors
LPC5410x
32-bit ARM Cortex-M4/M0+ microcontroller
[2]
Clock source 12 MHz IRC. PLL enabled.
[3]
Characterized through bench measurements using typical samples.
[4]
Compiler settings: Keil μVision v.5.12, optimization level 3, optimized for time on.
[5]
SRAM0 and SRAM1 powered, SRAM2 powered down.
[6]
See the FLASHCFG register in the LPC5410x User Manual for system clock flash access time settings.
Conditions: VDD = 3.3 V; Tamb = 25 °C; active mode; all peripherals except one UART; BOD
disabled; SRAM0 and SRAM1 powered, SRAM2 powered down. See the FLASHCFG register in
the LPC5410x User Manual for system clock flash access time settings. Measured with Keil
uVision 5.12. Optimization level 3, optimized for time on.
12 MHz: IRC enabled; PLL disabled. 24 MHz - 100 MHz: IRC enabled; PLL enabled.
Fig 8.
Typical CoreMark score
aaa-015950
12
24
36
48
60
72
84
96
108
1
1.4
1.8
2.2
2.6
3
Frequency (MHz)
Coremark score
Coremark score
Coremark score
(iterations/s) / MHz)
(iterations/s) / MHz)
(iterations/s) / MHz)
M4 SRAM
M4 SRAM
M4 SRAM
M4 Flash
M4 Flash
M4 Flash



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com