W5200 datasheet(19/88 Pages) WIZNET

19 / 88 page

IMR(Interrupt Mask Register)[R/W][0x0016][0x00]

The Interrupt Mask Register is used to mask interrupts. Each interrupt mask bit corresponds to

a bit in the Interrupt Register2 (IR2). If an interrupt mask bit is set, an interruption will be

issued whenever the corresponding bit in the IR2 is set. If any bit in the IMR is set as ‘0’ an

interrupt will not occur though the bit.

S7_IMR

S6_IMR

S5_IMR

S4_IMR

S3_IMR

S2_IMR

S1_IMR

S0_IMR

Bit

Symbol

Description

S7_IMR

IR2(S7_INT) Interrupt Mask

S6_IMR

IR2(S6_INT) Interrupt Mask

S5_IMR

IR2(S5_INT) Interrupt Mask

S4_IMR

IR2(S4_INT) Interrupt Mask

S3_IMR

IR2(S3_INT) Interrupt Mask

S2_IMR

IR2(S2_INT) Interrupt Mask

S1_IMR

IR2(S1_INT) Interrupt Mask

S0_IMR

IR2(S0_INT) Interrupt Mask

RTR (Retry Time-value Register) [R/W] [0x0017 – 0x0018] [0x07D0]

It configures the retransmission timeout-period. The standard unit of RTR is 100us. RTR is

initialized with 2000(0x07D0) and has 200ms timeout-period.

Ex) When timeout-period is set as 400ms, RTR = (400ms / 1ms) X 10 = 4000(0x0FA0)

0x0017

0x0018

0x0F

0xA0

Re-transmission will occur if there is no response from the remote peer to the commands of

CONNECT, DISCON, CLOSE, SEND, SEND_MAC and SEND_KEEP, or the response is delayed.

RCR (Retry Count Register) [R/W] [0x0019] [0x08]

It configures the number of retransmission times. When retransmission occurs as many as

‘RCR+1’ times, Timeout interrupt is set (‘TIMEOUT’ bit of Sn_IR is set as ‘1’).

In case of using TCP communication, the value of Sn_SR (Socket n Status Register) is

changed to ‘SOCK_CLOSED’ and Sn_IR(Socket n Status Register) (TIMEOUT) turns into ‘1’.

In case of not using TCP communication, only Sn_IR(TIMEOUT) turns into ‘1’.

Ex) RCR = 0x0007

0x0019

0x07

W5200 Datasheet(PDF) 19 Page - WIZnet Co., Ltd

W5200 Datasheet(HTML) 19 Page - WIZnet Co., Ltd

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL