PIMXRT516SCVJ2A datasheet(33/128 Pages) NXP

33 / 128 page

Electrical characteristics

i.MX RT1170 Crossover Processors Data Sheet for Consumer Products, Rev. 1, 05/2021

NXP Semiconductors

Set Point #15

Standby

Suspend

• Lower voltage to 0.8 V with RBB mode for LPSR

domain

• System is on STANDBY mode

• CM7 is power off, CM4 is on SUSPEND mode

• CM4 TCM is on retention

• DCDC is off, LDO_LPSR_ANA and

LDO_LPSR_DIG are active

• All clock sources are turned off except for 32 kHz

RTC

• All PLLs are power gated

• The WAKEUPMIX domain, MEGAMIX domain,

and DISPLAYMIX domain are power gated

• All peripherals in LPSRMIX domain are clock

gated, but remain powered

DCDC_IN

24.5

A

VDD_LPSR_IN

0.234

1.5

VDD_SNVS_IN

3.7

7.5

A

Total

0.865

5.084

SNVS

• Only SNVS domain is powered

• 32 kHz RTC is alive

• DCDC_IN and VDD_LPSR_IN are power gated

DCDC_IN

A

VDD_LPSR_IN

A

VDD_SNVS_IN

3.7

7.6

A

Total

12.21

25.08

W

1 Code runs in the ITCM; typical values are the average values on typical process wafers.

Table 14. Typical power modes current and power consumption (Single core)

Modes

Test conditions

Power supplies at 3.3 V (Typical)1

Units

25 oC Tj

95 oC Tj

Set Point #1

Active

• CM7 runs at 1 GHz, overdrive voltage to 1.1 V with

FBB mode

• CM7 domain bus frequency at 240 MHz

• LDO_LPSR_ANA and LDO_LPSR_DIG are

bypassed

• 16 MHz, 400 MHz, external 24 MHz crystal, and

external 32 kHz crystal are enabled

• All PLLs are enabled

• All peripherals are enabled and run at their

maximum clock root frequency under overdrive

mode

DCDC_IN

110.9

149.3

VDD_LPSR_IN

28.1

30.6

A

VDD_SNVS_IN

3.8

7.5

A

Total

366.075

492.816

Set Point #0

Active

• CM7 runs at 700 MHz, drive voltage to 1.0 V

• CM7 domain bus frequency at 200 MHz

• LDO_LPSR_ANA and LDO_LPSR_DIG are

bypassed

• 16 MHz, 400 MHz, external 24 MHz crystal, and

external 32 kHz crystal are enabled

• All PLLs are enabled

• All peripherals are enabled and run at their

maximum clock root frequency under normal drive

mode

DCDC_IN

69.4

81.4

VDD_LPSR_IN

28.5

30.5

A

VDD_SNVS_IN

3.8

7.3

A

Total

229.127

268.745

Table 13. Typical power modes current and power consumption (Dual core) (continued)

PIMXRT516SCVJ2A Datasheet(PDF) 33 Page - NXP Semiconductors

PIMXRT516SCVJ2A Datasheet(HTML) 33 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL