| Electronic Components Datasheet Search |
|
PIMXRT516SCVJ2A Datasheet(PDF) 57 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PIMXRT516SCVJ2A Datasheet(HTML) 57 Page - NXP Semiconductors |
|
57 / 128 page ![]() Electrical characteristics i.MX RT1170 Crossover Processors Data Sheet for Consumer Products, Rev. 1, 05/2021 NXP Semiconductors 57 4.4.4 SWD timing parameters Figure 13 depicts the SWD timing. Figure 13. SWD timing Table 43. JTAG timing parameters ID Parameter Value Unit Min Max J0 TCK frequency — 25 MHz J1 TCK cycle time 40 — ns J2 TCK pulse width 20 — ns J3 Input data setup time 5 — ns J4 Input data hold time 5 — ns J5 Output data valid time — 15.2 ns J6 Output high impedance time — 15.2 ns J7 TRST_B assert time 100 — ns J8 TRST_B setup time to TCK edge 18 — ns S1 S2 SWD_CLK (input) SWD_DIO SWD_DIO S3 S4 S5 S6 SWD_DIO S2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |