Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIMXRT516SCVJ2A Datasheet(PDF) 36 Page - NXP Semiconductors

Part # PIMXRT516SCVJ2A
Description  i.MX RT1170 Crossover Processors Data Sheet for Consumer Products
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PIMXRT516SCVJ2A Datasheet(HTML) 36 Page - NXP Semiconductors

Back Button PIMXRT516SCVJ2A Datasheet HTML 32Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 33Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 34Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 35Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 36Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 37Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 38Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 39Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 40Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 128 page
background image
i.MX RT1170 Crossover Processors Data Sheet for Consumer Products, Rev. 1, 05/2021
36
NXP Semiconductors
Electrical characteristics
4.2
System power and clocks
This section provides the information about the system power and clocks.
4.2.1
Power supplies requirements and restrictions
The system design must comply with power-up sequence, power-down sequence, and steady state
guidelines as described in this section to guarantee the reliable operation of the device. Any deviation
from these sequences may result in the following situations:
•
Excessive current during power-up phase
•
Prevention of the device from booting
•
Irreversible damage to the processor (worst-case scenario)
Figure 4 shows the power sequence.
Figure 4. Power sequence
4.2.1.1
Power-up sequence
The below restrictions must be followed:
•
VDD_SNVS_IN supply must be turned on before any other power supply or be connected
(shorted) with VDD_LPSR_IN and DCDC_IN supply.
•
If a coin cell is used to power VDD_SNVS_IN, then ensure that it is connected before any other
supply is switched on.
•
When internal DCDC is enabled, external delay circuit is required to delay the
“DCDC_PSWITCH” signal at least 1 ms after DCDC_IN is stable.
VDD_SNVS_IN
VDD_SNVS_ANA
VDD_SNVS_DIG
VDD_LPSR_IN
VDD_LPSR_ANA
VDD_LPSR_DIG
DCDC_IN
VDDA_1P8
VDD_SOC_IN
1ms
DCDC_PSWITCH
POR_B
ONOFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com