| Electronic Components Datasheet Search |
|
ADP5360ACBZ-2-R7 Datasheet(PDF) 53 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5360ACBZ-2-R7 Datasheet(HTML) 53 Page - Analog Devices |
|
53 / 60 page ![]() Data Sheet ADP5360 Rev. 0 | Page 53 of 60 Table 70. INTERRUPT_FLAG1 Register, Address 0x34 Bit Descriptions Bit(s) Bit Name Access Default Description 7 SOCLOW_INT1 R Not applicable When high, this bit indicates an interrupt caused by low battery voltage. 6 SOCACM_INT1 R Not applicable When high, this bit indicates an interrupt caused by state of charge accumulation to 4096 points and an overflow of points. 5 ADPICHG_INT R Not applicable When high, this bit indicates an interrupt caused by VBUS input current-limit adaptive regulation. 4 BATPRO_INT1 R Not applicable When high, this bit indicates an interrupt caused by battery protection triggered with battery fault events. 3 THR_INT1 R Not applicable When high, this bit indicates an interrupt caused by THR temperature thresholds. 2 BAT_INT1 R Not applicable When high, this bit indicates an interrupt caused by battery voltage thresholds. 1 CHG_INT1 R Not applicable When high, this bit indicates an interrupt caused by a charger mode change. 0 VBUS_INT1 R Not applicable When high, this bit indicates an interrupt caused by VBUS voltage threshold. 1 When reading the register, the interrupt bit resets automatically. Table 71. INTERRUPT_FLAG2 Register, Address 0x35 Bit Descriptions Bit(s) Bit Name Access Default Description 7 MR_INT1 R Not applicable When high, this bit indicates an interrupt caused by the MR press. 6 WD_INT1 R Not applicable When high, this bit indicates an interrupt caused by the watchdog alarm. 5 BUCKPG_INT1 R Not applicable When high, this bit indicates an interrupt caused by aVOUT1OK trigger. 4 BUCKBSTPG_INT1 R Not applicable When high, this bit indicates an interrupt caused by aVOUT2OK trigger. [3:0] Reserved R Not applicable Reserved . 1 When reading the register, the interrupt bit resets automatically. Table 72. SHIPMODE Register, Address 0x36 Bit Descriptions Bit(s) Bit Name Access Default Description [7:1] Reserved R Not applicable Reserved . 0 EN_SHIPMODE R/W 0 When high, theADP5360 enters shipment mode. When low, shipment mode is disabled. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |