PC8374L datasheet(32/239 Pages) NSC

32 / 239 page

www.national.com

Revision1.1

2.0

Power, Reset and Clocks

2.1 POWER

2.1.1

Power Planes

The PC8374L device has four power planes (wells), as shown in the table below:

For correct operation, VSB3 must be applied before VDD3.

The battery backup voltage (VBAT) powers some of the SWC functions and Health Management configuration even when

the VSB3 voltage is absent due to either power failure or disconnection of the external AC input power. When the functions

To meet the UL standard requirements, a series resistor (RUL) is implemented.

2.1.2

Power States

The PC8374L device has four power states:

• Battery Fail - Backup power plane is powered off (V

BAT is inactive). This power state applies only to the SWC functions

and Health Management configuration powered by VBAT.

• Power Fail - Main, Standby and Core power planes are powered off (V

DD3, VSB3 and VCORF are inactive).

• Power Off - Main power plane is powered off; the Standby and Core power planes are on (V

DD3 is inactive; VSB3 and

VCORF are active).

• Power On - Main, Standby and Core power planes are powered on (V

DD3, VSB3 and VCORF are active).

The following power state is illegal:

• The Main power plane is powered on and the Standby and Core power planes are off (i.e., V

DD3 is active; VSB and VCORF

are inactive). Operation is not guaranteed; however, at power-on/off, the device may temporarily enter this power state

due to the different rise/fall times of the VDD3 and VSB3 power supplies.

Table 6 summarizes the power states described above.

Table 5. Power Planes

Power Plane

Description

Power Pins

Ground Pins

Main

Powers the I/O buffers for the external signals1 of the

Legacy modules (Serial Ports, InfraRed Port, Parallel

Port, FDC, KBC), on-chip High-Frequency Clock

Generator and the LPC interface, including the buffered

reset outputs

1. See the tables in Section 1.4 (pages 21

−28), speciﬁcally the Power Well column.

VDD3

VSS

Standby

Powers the I/O buffers for the external signals1 of the

GPIO ports, SWC, Health Management, Glue Functions

and the on-chip Core power converter

VSB3

VSS

Core

Powers the internal (core) logic of all the device modules

VCORF

2. VCORF is generated from VSB3 by an on-chip power converter.

VSS

Backup3

3. Bits powered by VBAT are functional when VSB3 is on, regardless of the state of VBAT power. How-

ever, if VBAT fails, the value of these bits remains valid only as long as VSB3 is on.

Powers some of the SWC functions and Health

Management conﬁguration

VBAT

VSS

Winbond Electronics Corp. Advanced PC Product Center

PC8374L Datasheet(PDF) 32 Page - National Semiconductor (TI)

PC8374L Datasheet(HTML) 32 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL