Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM8L051F3 Datasheet(PDF) 20 Page - STMicroelectronics

Part # STM8L051F3
Description  8-bit ultra-low-power MCU, 8-Kbyte Flash memory, 256-byte data EEPROM, RTC, timers, USART, I2C, SPI, ADC
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8L051F3 Datasheet(HTML) 20 Page - STMicroelectronics

Back Button STM8L051F3 Datasheet HTML 16Page - STMicroelectronics STM8L051F3 Datasheet HTML 17Page - STMicroelectronics STM8L051F3 Datasheet HTML 18Page - STMicroelectronics STM8L051F3 Datasheet HTML 19Page - STMicroelectronics STM8L051F3 Datasheet HTML 20Page - STMicroelectronics STM8L051F3 Datasheet HTML 21Page - STMicroelectronics STM8L051F3 Datasheet HTML 22Page - STMicroelectronics STM8L051F3 Datasheet HTML 23Page - STMicroelectronics STM8L051F3 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 96 page
background image
Functional overview
STM8L051F3
20/96
DS9178 Rev 4
3.11.1
Window watchdog timer
The window watchdog (WWDG) is used to detect the occurrence of a software fault, usually
generated by external interferences or by unexpected logical conditions, which cause the
application program to abandon its normal sequence.
3.11.2
Independent watchdog timer
The independent watchdog peripheral (IWDG) can be used to resolve processor
malfunctions due to hardware or software failures.
It is clocked by the internal LSI RC clock source, and thus stays active even in case of a
CPU clock failure.
3.12
Beeper
The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in
the range of 1, 2 or 4 kHz.
3.13
Communication interfaces
This section describes the three communication interfaces of STM8L050J3: SPI, I2C and
USART.
3.13.1
SPI
The serial peripheral interfaces (SPI1) provide half/ full duplex synchronous serial
communication with external devices.
•
Maximum speed: 8 Mbit/s (fSYSCLK/2) both for master and slave
•
Full duplex synchronous transfers
•
Simplex synchronous transfers on 2 lines with a possible bidirectional data line
•
Master or slave operation - selectable by hardware or software
•
Hardware CRC calculation
•
Slave/master selection input pin
Note:
SPI1 can be served by the DMA1 Controller.
3.13.2
I2C
The I2C bus interface (I2C1) provides multi-master capability, and controls all I2C bus-
specific sequencing, protocol, arbitration and timing.
•
Master, slave and multi-master capability
•
Standard mode up to 100 kHz and fast speed modes up to 400 kHz
•
7-bit and 10-bit addressing modes
•
SMBus 2.0 and PMBus support
•
Hardware CRC calculation
Note:
I2C1 can be served by the DMA1 Controller.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com