| Electronic Components Datasheet Search |
|
AIS2DW12 Datasheet(PDF) 40 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AIS2DW12 Datasheet(HTML) 40 Page - STMicroelectronics |
|
40 / 60 page ![]() Register description AIS2DW12 40/60 DocID031240 Rev 4 8.4 CTRL1 (20h) Control register 1 (r/w) Table 26. Control register 1 Table 27. Control register 1 description ODR[3:0] is used to set the power mode and ODR selection. The following table lists the bit settings for power-down mode and each available frequency. Table 28. Data rate configuration Table 29. Operating mode selection Table 30. Power mode selection ODR3 ODR2 ODR1 ODR0 OP_ MODE1 OP_ MODE0 PW_ MODE1 PW_ MODE0 ODR[3:0] Output data rate and mode selection (see Table 28) OP_MODE[1:0] Operating mode selection (see Table 29) PW_MODE[1:0] Power mode selection (see Table 30) ODR[3:0] Power mode / data rate configuration 0000 Power-down 0001 1.6 Hz 0010 12.5 Hz 0011 25 Hz 0100 50 Hz 0101 100 Hz OP_MODE[1:0] Mode and resolution 00 Continuous Mode (12/14-bit resolution) 01 - 10 Single data conversion on-demand mode (12/14-bit resolution) 11 - PW_MODE[1:0] Power mode and resolution 00 Power Mode 1 (12-bit resolution) 01 Power Mode 2 (14-bit resolution) 10 Power Mode 3 (14-bit resolution) 11 Power Mode 4 (14-bit resolution) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |