Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XM014532A Datasheet(PDF) 46 Page - Xmos Ltd.

Part # XM014532A
Description  XCore xcore.ai Microcontroller IC 32-Bit 16-Core 2400MIPs 8KB (8K x 8) OTP 128-TQFP (14x14)
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XMOS [Xmos Ltd.]
Direct Link  https://www.xmos.ai/
Logo XMOS - Xmos Ltd.

XM014532A Datasheet(HTML) 46 Page - Xmos Ltd.

Back Button XM014532A Datasheet HTML 42Page - Xmos Ltd. XM014532A Datasheet HTML 43Page - Xmos Ltd. XM014532A Datasheet HTML 44Page - Xmos Ltd. XM014532A Datasheet HTML 45Page - Xmos Ltd. XM014532A Datasheet HTML 46Page - Xmos Ltd. XM014532A Datasheet HTML 47Page - Xmos Ltd. XM014532A Datasheet HTML 48Page - Xmos Ltd. XM014532A Datasheet HTML 49Page - Xmos Ltd. XM014532A Datasheet HTML 50Page - Xmos Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 99 page
background image
XU6--TQ8 Datasheet
Number
Perm
Description
Register identier
x8 .. x8
DRW
Resources breakpoint mask
DBG_RWATCH_ADDR1
x
.. x
DRW
Resources breakpoint value
DBG_RWATCH_ADDR2
xC .. xF
DRW
Resources breakpoint control register
DBG_RWATCH_CTRL
Figure
:
Summary
(continued)
B.
RAM base address
RAM_BASE 0x00
This register contains the base address of the RAM. It is initialized to x8.
Bits
Perm
Init
Description
Identier
:
RW
Most signicant 6 bits of all addresses.
WORD_ADDRESS_BITS
:
RO
-
Reserved
x:
RAM base
address
B.
Vector base address
VECTOR_BASE 0x01
Base address of event vectors in each resource. On an interrupt or event, the 6 most sig-
nicant bits of the destination address are provided by this register; the least signicant
6 bits come from the event vector.
Bits
Perm
Init
Description
Identier
:
RW
The event and interrupt vectors.
VECTOR_BASE
8:
RO
-
Reserved
x:
Vector base
address
B.
xCORE Tile control
XCORE_CTRL0 0x02
Register to control features in the xCORE tile
Bits
Perm
Init
Description
Identier
:
RO
-
Reserved
:
RW
Specify size of a connected LPDDR device (options are:
8,6,Mbits, Gbit),
XCORE_CTRL0_EXTMEM_DEVICE_SIZE
RW
Disable RAMs to save power (contents will be lost) XCORE_CTRL0_RAMSHUTDOWN
RW
Enable memory auto-sleep feature
XCORE_CTRL0_MEMSLEEP_ENABLE
8
RW
Enable MIPI interface periph ports
XCORE_CTRL0_MIPI_ENABLE
:
RO
-
Reserved
RW
Enable the clock divider. This divides the output of the PLL to facilitate
one of the low power modes.
XCORE_CTRL0_CLK_DIVIDER_EN
:
RO
-
Reserved
RW
Enable External memory interface
XCORE_CTRL0_EXTMEM_ENABLE
x:
xCORE Tile
control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com