Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ZAMC4100 Datasheet(PDF) 55 Page - Renesas Technology Corp

Part # ZAMC4100
Description  Actuator and Motor Controller
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ZAMC4100 Datasheet(HTML) 55 Page - Renesas Technology Corp

Back Button ZAMC4100 Datasheet HTML 51Page - Renesas Technology Corp ZAMC4100 Datasheet HTML 52Page - Renesas Technology Corp ZAMC4100 Datasheet HTML 53Page - Renesas Technology Corp ZAMC4100 Datasheet HTML 54Page - Renesas Technology Corp ZAMC4100 Datasheet HTML 55Page - Renesas Technology Corp ZAMC4100 Datasheet HTML 56Page - Renesas Technology Corp ZAMC4100 Datasheet HTML 57Page - Renesas Technology Corp ZAMC4100 Datasheet HTML 58Page - Renesas Technology Corp ZAMC4100 Datasheet HTML 59Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 156 page
background image
ZAMC4100 Datasheet
© 2016 Integrated Device Technology, Inc.
55
January 26, 2016
3.7.1.
SBC and MCU SPI Connection Principles
The SBC to MCU connections using the SPI bus are shown in Figure 3.9. The SPI line definitions are given in
Table 3.11.
Figure 3.9 MCU-to-SBC Connection via SPI
SBC
MOSI
MISO
SPI_CLK
CSN
MCU
SPI Slave
SPI Master
Interrupt
Logic
IRQN
IRQ0
IRQ1
IRQn
Processor
Core
SBC
Registers
ZAMC4100
8
8
wr_en
rd_en
Table 3.11 SPI Lines Description
Line Name
Description
CSN
Active-low chip select with an internal pull-up in the SBC. The falling edge of the CSN line
initiates the SPI data transfer. A high level on CSN disables the SPI of SBC.
MOSI
Master-Out Slave-In. The SBC has an internal pull-down resistor.
MISO
Master-In Slave-Out.
SPI_CLK
SPI clock with an internal pull-up in the SBC. In inactive state, the SPI_CLK line is in high. The
value on the MISO and MOSI lines is changed on the falling edge of SPI_CLK and captured on
the rising edge of SPI_CLK.
The SPI slave recognizes two frames: the data WRITE frame and the data READ frame (see Figure 3.10).
The SPI communication starts when the MCU switches the CSN line to LOW and ends when the CSN line goes
HIGH. Each SPI frame begins with a command byte followed by the data byte(s).
The SPI command frame (Figure 3.10–C) contains the R/
W bit for indicating the access type, five address bits
for pointing to the accessed SBC register, and the B bit for enabling the burst read mode.
As the command byte is shifted in, the SBC automatically shifts out the slave status byte containing the important
interrupt status bits (Figure 3.10–D).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com