TSB41AB3IPFP datasheet(45/52 Pages) TI

45 / 52 page

TSB41AB3

IEEE 1394a2000 THREEPORT CABLE TRANSCEIVER/ARBITER

SLLS418I − JUNE 2000 − REVISED DECEMBER 2004

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

PRINCIPLES OF OPERATION

interface reset and disable (continued)

The sequence of events for disabling the PHY-LLC interface when it is in the differentiated mode of operation

(ISO terminal is low) is as follows:1

Normal operation. Interface is operating normally, with LPS active, SYSCLK active, status and packet

data reception and transmission via the CTL and D lines, and request activity via the LREQ line.

LPS deasserted. The LLC deasserts the LPS signal and, within 1

µs, terminates any request or interface

bus activity, and places its LREQ, CTL, and D outputs into a high-impedance state (the LLC terminates

any output signal activity such that signals end in a logic 0 state).

Interface reset. After TLPS_RESET time, the PHY determines that LPS is inactive, terminates any

interface bus activity, and places its CTL and D outputs into a high-impedance state (the PHY

terminates any output signal activity such that signals end in a logic 0 state). The PHY-LLC interface

is now in the reset state.

Interface disabled. If the LPS signal remain inactive for TLPS_DISABLE time, the PHY terminates

SYSCLK activity by placing the SYSCLK output into a high-impedance state. The PHY-LLC interface

is now in the disabled state.

SYSCLK

ISO

(High)

(a)

(c)

(b)

CTL0, CTL1

D0−D7

LREQ

LPS

TLPS_RESET

(d)

TLPS_DISABLE

Figure 25. Interface Disable, ISO High

TSB41AB3IPFP Datasheet(PDF) 45 Page - Texas Instruments