PCA9420BS datasheet(33/85 Pages) NXP

33 / 85 page

NXP Semiconductors

PCA9420

Power management IC for low-power microcontroller applications

Bit

Symbol

Default value Type

Function

• SYSRSTn signal asserts (high to low)

• Charging is continued

• LDO1/LDO2/SW1/SW2 enters the mode 0 setting

1: When the programmed watchdog timer expires, the following

operations take place.

• SYSRSTn signal asserts (high to low)

• Charging is disabled

• LDO1/LDO2/SW1/SW2 enters the mode 0 setting

RSVD

R/W

Reserved bit

PGood_EN

R/W

LDO1, LDO2, SW1, SW2 Output Voltage Status Indication

0: Output voltage power-good comparators are disabled.

This also sets “VOUTSW1 _OK”, “VOUTSW2 _OK”,

“VOUTLDO1_OK” and “VOUTLDO2 _OK” bits to 0

1: Output voltage power-good comparators are enabled

Table 17. TOP_CNTL0 register bit description...continued

[1]

A valid VIN does not generate the initial power-up sequence if all power rails have been turned off by setting PWR_DN_EN to 1. The use of PWR_DN_EN

bit is prohibited to be used in any application that requires power-up sequence by both VIN and ON key.

The use of SHIP_EN_x (x can be 0, 1, 2 &3) is recommended for the application.

9.5.10 Top level control_1 (TOP_CTL1, address 0Ah)

This register contains various configuration bits for top level related functions, part 1. This is a READ AND

WRITE register.

Bit

Symbol

Default

value

Type

Function

ASYS_PREWARNING

[1:0]

R/W

ASYS Program a pre-warning voltage threshold on ASYS

00: 3.3 V

01: 3.4 V

10: 3.5 V

11: 3.6 V

ASYS_INPUT_SEL

[1:0]

R/W

ASYS input source selection

00: ASYS is powered by either VBAT or VIN (VIN has higher

priority over VBAT if both are presented but only when

VIN>VBAT)

01: ASYS is powered by VBAT only

10: ASYS is powered by VIN only

11: ASYS is disconnected to either VBAT or VIN (for internal

testing purpose only)

RSVD

R/W

Reserved bit

VIN_OVP_SEL

R/W

VIN over-voltage protection threshold (rising) selection

0: 5.50 V

1: 6.0 V

Note: The current default value for VIN_OVP_SEL is set

at 5.5 V, but it should be MTP programmable

VIN_UVLO_SEL

[1:0]

R/W

Program an under-voltage lockout threshold (falling) on VIN

00: 2.9 V

01: 3.1 V

Table 18. TOP_CNTL1 register bit description

PCA9420

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4.2 — 26 July 2023

33 / 85

PCA9420BS Datasheet(PDF) 33 Page - NXP Semiconductors

PCA9420BS Datasheet(HTML) 33 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL