PCA9420BS datasheet(47/85 Pages) NXP

47 / 85 page

NXP Semiconductors

PCA9420

Power management IC for low-power microcontroller applications

Bit

Symbol

Default value Type

Function

0: SW2 Output Voltage = SW2_OUT_0_LSB [4:0] + 0 V

1: SW2 Output Voltage = SW2_OUT_0_LSB [4:0] + 1.2 V

SW2_OUT_0_LSB

[4:0]

01100

R/W

SW2 default output voltage for mode setting 0 (see below).

Note: The default value for SW2_OUT_A_LSB [4:0] is set

at 1.8 V, but it should be MTP programmable.

Table 46. MODECFG_0_1 register bit description...continued

00000=1.500 V

01001=1.725 V

10010=1.950 V

00001=1.525 V

01010=1.750 V

10011=1.975 V

00010=1.550 V

01011=1.775 V

10100=2.000 V

00011=1.575 V

01100=1.800 V

(default)

10101=2.025 V

00100=1.600 V

01101=1.825 V

10110=2.050 V

00101=1.625 V

01110=1.850 V

10111=2.075 V

00110=1.650 V

01111=1.875 V

11000=2.100 V

00111=1.675 V

10000=1.900 V

11001-11111=2.1 V

01000=1.700 V

10001=1.925 V

Table 47. SW2 default output voltage for mode setting 0

9.5.30 Mode configuration mode setting 0_2 (MODECFG_0_2, address 24h)

This register contains mode setting 0, part 2 configuration register. This is a READ AND WRITE register.

Bit

Symbol

Default value Type

Function

LDO1_ OUT_0

[3:0]

0100

R/W

LDO1 default output voltage for mode setting 0 (see below).

Note: The default value for LDO1_OUT_0 [3:0] is set at 1.8V, but it

should be MTP programmable.

SW1_EN_0

R/W

SW1 Enable Control in mode setting 0:

0: SW1 disabled

1: SW1 enabled

Note: reserve 1-bit MTP to set its default value

SW2_EN_0

R/W

SW2 Enable Control in mode setting 0:

0: SW2 disabled

1: SW2 enabled

Note: reserve 1-bit MTP to set its default value

LDO1_EN_0

R/W

LDO1 Enable Control in mode setting 0:

0: LDO1 disabled

1: LDO1 enabled

Table 48. MODECFG_0_2 register bit description

PCA9420

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4.2 — 26 July 2023

47 / 85

PCA9420BS Datasheet(PDF) 47 Page - NXP Semiconductors

PCA9420BS Datasheet(HTML) 47 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL