| Electronic Components Datasheet Search |
|
PCA9420BS Datasheet(PDF) 45 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9420BS Datasheet(HTML) 45 Page - NXP Semiconductors |
|
45 / 85 page ![]() NXP Semiconductors PCA9420 Power management IC for low-power microcontroller applications Bit Symbol Default value Type Function 2 RSVD 0 R Reserved bit 1 RSVD 0 R Reserved bit 0 RSVD 0 R Reserved bit Table 42. REG_STATUS register bit description...continued 9.5.27 Active Discharge Regulator control (ACT_DISCHARGE_CNTL, address 21h) This register stores the control functions of the SW1, SW2, LDO1, LDO2. This is a READ AND WRITE register. Bit Symbol Default value Type Function 7 RSVD 0 R/W Reserved bit 6 RSVD 0 R/W Reserved bit 5 RSVD 0 R/W Reserved bit 4 RSVD 0 R/W Reserved bit 3 nEN_SW1_BLEED 0 R/W SW1 Output Active Discharge Turn-on Control in the regulator disabled 0: Enable output discharge bleeding resistor 1: Disable Output discharge bleeding resistor 2 nEN_SW2_BLEED 0 R/W SW2 Output Active Discharge Turn-on Control in the regulator disabled 0: Enable output discharge bleeding resistor 1: Disable Output discharge bleeding resistor 1 nEN_LDO1_ BLEED 0 R/W LDO1 Output Active Discharge Turn-on Control in the regulator disabled 0: Enable output discharge bleeding resistor 1: Disable Output discharge bleeding resistor 0 nEN_LDO2_ BLEED 0 R/W LDO2 Output Active Discharge Turn-on Control in the regulator disabled 0: Enable output discharge bleeding resistor 1: Disable Output discharge bleeding resistor Table 43. ACT_DISCHARGE_CNTL register bit description 9.5.28 Mode configuration mode setting 0_0 (MODECFG_0_0, address 22h) This register contains mode setting 0, part 0 configuration register. This is a READ AND WRITE register. Bit Symbol Default value Type Function 7 SHIP_EN_0 0 R/W Ship mode enable/disable in mode setting 0 0: Device is NOT set in ship mode 1: Device is set in ship mode 6 EN_MODE_ SEL_BY_PIN_0 0 R/W MODESEL0/MODESEL1 Control Selection in mode setting 0: 0: mode control by internal I2C register bits, MODE0_I2C and/or MODE1_I2C only; signal applied on external MODESEL0/MODESEL1 pins is ignored. 1: mode control by signal applied on external MODESEL0 and/or MODESEL1 pins only, not by internal I2C register bits, MODE0_I2C and MODE1_I2C Table 44. MODECFG_0_0 register bit description PCA9420 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved. Product data sheet Rev. 4.2 — 26 July 2023 45 / 85 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |