TSS461C datasheet(26/57 Pages) ATMEL

26 / 57 page

TSS461C

4193G–AUTO–12/04

The diagnosis is discussed in detail in Section “Diagnosis States”.

•

In its four high order bits the user can program the SDC rate SDC [3:0]

•

In its two medium order bits the diagnosis system mode is controlled: M1, M0

•

In the two low order bits, the user controls if the SDC and TIP are to be generated

automatically ETIP, ESDC

SDC [3:0]: SDC Divider

The input clock is the times lot clock.

Table 6. System Diagnosis Clock Divider

Ma, Mb: Operating Mode

Command Bits

Table 7. Diagnosis System Command Bits

ETIP: Enable Transmission In

Progress

One: Enable TIP generation

Zero: Disable TIP generation.

SDC Divider SDC [3:0]

Divide By

0000

0001

128

0010

256

0011

512

0100

1024

0101

2048

0110

4096

0111

8192

1000

16384

1001

32768

1010

65536

1011

131072

1100

262144

1101

524288

1110

1048576

1111

2097152

Forces the Communication on RxD0 (differential)

Forces the Communication on RxD2 (DATA)

Forces the Communication on RxD1 (DATA)

Automatic selection

TSS461C Datasheet(PDF) 26 Page - ATMEL Corporation

TSS461C Datasheet(HTML) 26 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Datasheet Download

Link URL