Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TSS461C Datasheet(PDF) 34 Page - ATMEL Corporation

Part # TSS461C
Description  VAN Data Link Controller
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

TSS461C Datasheet(HTML) 34 Page - ATMEL Corporation

Back Button TSS461C Datasheet HTML 30Page - ATMEL Corporation TSS461C Datasheet HTML 31Page - ATMEL Corporation TSS461C Datasheet HTML 32Page - ATMEL Corporation TSS461C Datasheet HTML 33Page - ATMEL Corporation TSS461C Datasheet HTML 34Page - ATMEL Corporation TSS461C Datasheet HTML 35Page - ATMEL Corporation TSS461C Datasheet HTML 36Page - ATMEL Corporation TSS461C Datasheet HTML 37Page - ATMEL Corporation TSS461C Datasheet HTML 38Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 57 page
background image
34
TSS461C
4193G–AUTO–12/04
RSTR: Reset Interrupt Reset
One: Status flag reset
Zero: Status flag unchanged
TER: Transmit Error Status Flag
Reset
One: Status flag reset
Zero: Status flag unchanged
TOKR: Transmit OK Status Flag
Reset
One: Status flag reset
Zero: Status flag unchanged
RER: Receive Error Status Flag
Reset
One: Status flag reset
Zero: Status flag unchanged
ROKR: Receive “with RAK” OK
Status Flag Reset
One: Status flag reset
Zero: Status flag unchanged
RNOKR: Receive “with no RAK”
OK Status Flag Reset
One: Status flag reset
Zero: Status flag unchanged
Figure 20. Update of the Status Register
Channel Registers
There is a total of 14 channel register sets, each occupying 8 bytes for addressing sim-
plicity, integrated into the circuit. Each set contains two 2 x 8-bit registers for the
indentifier tag, indentifier mask and command fields plus two 1 x 8-bit registers for DMA
pointers and message status.
The base_address of each set is: (0x10 + [0x08 * channel_number]).
When the TSS461C is reset either via the external reset pin or the general reset com-
mand, the channel registers are not affected. For example, on power-up of the circuit, all
the channel registers start with random values.
Due to this fact, the user should take care to initialize all the channel registers before
exiting from idle mode. The easiest way to disable a channel register is to set the
received and transmitted bits to 1 in the Message Length & Status Register.
Line Status Register (0x04)
4 TS
4 TS
1 to 2 TS
6 TS
SOF
ID+COM+DATA+CRC
BUS
INT
Write “IT Status Register”
Write “Last Error Register”
Write “Last Message Register”
Write “Message Length & Status Register”
Write “Message Status”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com