Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC16CR74E/SP Datasheet(PDF) 18 Page - Microchip Technology

Part # PIC16CR74E/SP
Description  28/40-Pin, 8-Bit CMOS ROM Microcontrollers
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16CR74E/SP Datasheet(HTML) 18 Page - Microchip Technology

Back Button PIC16CR74E/SP Datasheet HTML 14Page - Microchip Technology PIC16CR74E/SP Datasheet HTML 15Page - Microchip Technology PIC16CR74E/SP Datasheet HTML 16Page - Microchip Technology PIC16CR74E/SP Datasheet HTML 17Page - Microchip Technology PIC16CR74E/SP Datasheet HTML 18Page - Microchip Technology PIC16CR74E/SP Datasheet HTML 19Page - Microchip Technology PIC16CR74E/SP Datasheet HTML 20Page - Microchip Technology PIC16CR74E/SP Datasheet HTML 21Page - Microchip Technology PIC16CR74E/SP Datasheet HTML 22Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 172 page
background image
PIC16CR7X
DS21993C-page 16
© 2007 Microchip Technology Inc.
2.2.2
SPECIAL FUNCTION REGISTERS
The Special Function Registers are registers used by
the CPU and peripheral modules for controlling the
desired operation of the device. These registers are
implemented as static RAM. A list of these registers is
given in Table 2-1.
The Special Function Registers can be classified into
two sets: core (CPU) and peripheral. Those registers
associated with the core functions are described in
detail in this section. Those related to the operation of
the peripheral features are described in detail in the
peripheral feature section.
TABLE 2-1:
SPECIAL FUNCTION REGISTER SUMMARY
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR,
BOR
Details
on page
Bank 0
00h(4)
INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
0000 0000
27, 96
01h
TMR0
Timer0 Module Register
xxxx xxxx
45, 96
02h(4)
PCL
Program Counter (PC) Least Significant Byte
0000 0000
26, 96
03h(4)
STATUS
IRP
RP1
RP0
TO
PD
ZDC
C(2)
0001 1xxx
19, 96
04h(4)
FSR
Indirect Data Memory Address Pointer
xxxx xxxx
27, 96
05h
PORTA
PORTA Data Latch when written: PORTA pins when read
--0x 0000
32, 96
06h
PORTB
PORTB Data Latch when written: PORTB pins when read
xxxx xxxx
34, 96
07h
PORTC
PORTC Data Latch when written: PORTC pins when read
xxxx xxxx
35, 96
08h(5)
PORTD
PORTD Data Latch when written: PORTD pins when read
xxxx xxxx
36, 96
09h(5)
PORTE
RE2
RE1
RE0
---- -xxx
39, 96
0Ah(1,4)
PCLATH
Write Buffer for the upper 5 bits of the Program Counter
---0 0000
26, 96
0Bh(4)
INTCON
GIE
PEIE
TMR0IE
INTE
RBIE
TMR0IF
INTF
RBIF
0000 000x
21, 96
0Ch
PIR1
PSPIF(3)
ADIF
RCIF
TXIF
SSPIF
CCP1IF
TMR2IF
TMR1IF
0000 0000
23, 96
0Dh
PIR2
—CCP2IF
---- ---0
24, 96
0Eh
TMR1L
Holding Register for the Least Significant Byte of the 16-bit TMR1 Register
xxxx xxxx
50, 96
0Fh
TMR1H
Holding Register for the Most Significant Byte of the 16-bit TMR1 Register
xxxx xxxx
50, 96
10h
T1CON
T1CKPS1
T1CKPS0
T1OSCEN
T1SYNC
TMR1CS
TMR1ON --00 0000
47, 96
11h
TMR2
Timer2 Module Register
0000 0000
52, 96
12h
T2CON
TOUTPS3 TOUTPS2
TOUTPS1
TOUTPS0
TMR2ON T2CKPS1 T2CKPS0 -000 0000
52, 96
13h
SSPBUF
Synchronous Serial Port Receive Buffer/Transmit Register
xxxx xxxx
64, 68, 96
14h
SSPCON
WCOL
SSPOV
SSPEN
CKP
SSPM3
SSPM2
SSPM1
SSPM0
0000 0000
61, 96
15h
CCPR1L
Capture/Compare/PWM Register 1 (LSB)
xxxx xxxx
56, 96
16h
CCPR1H
Capture/Compare/PWM Register 1 (MSB)
xxxx xxxx
56, 96
17h
CCP1CON
CCP1X
CCP1Y
CCP1M3
CCP1M2
CCP1M1
CCP1M0
--00 0000
54, 96
18h
RCSTA
SPEN
RX9
SREN
CREN
FERR
OERR
RX9D
0000 -00x
70, 96
19h
TXREG
USART Transmit Data Register
0000 0000
75, 96
1Ah
RCREG
USART Receive Data Register
0000 0000
77, 96
1Bh
CCPR2L
Capture/Compare/PWM Register 2 (LSB)
xxxx xxxx
58, 96
1Ch
CCPR2H
Capture/Compare/PWM Register 2 (MSB)
xxxx xxxx
58, 96
1Dh
CCP2CON
CCP2X
CCP2Y
CCP2M3
CCP2M2
CCP2M1
CCP2M0
--00 0000
54, 96
1Eh
ADRES
A/D Result Register Byte
xxxx xxxx
88, 96
1Fh
ADCON0
ADCS1
ADCS0
CHS2
CHS1
CHS0
GO/
DONE
—ADON
0000 00-0
83, 96
Legend:
x
= unknown, u = unchanged, q = value depends on condition, – = unimplemented, read as ‘0’, r = reserved.
Shaded locations are unimplemented, read as ‘0’.
Note
1:
The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose
contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).
2:
Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.
3:
Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
4:
These registers can be addressed from any bank.
5:
PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as ‘0’.
6:
This bit always reads as a ‘1’.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com