MB95F128MB datasheet(56/80 Pages) FUJITSU

56 / 80 page

MB95120MB Series

Sampling at the falling edge of sampling clock*1 and enabled serial clock delay*2

(ESCR register : SCES bit

= 1, ECCR register : SCDE bit = 1)

(VCC

= 5.0 V ± 10%, AVSS = VSS = 0.0 V, TA = −40 °C to + 105 °C)

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the

serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to “ (2) Source Clock/Machine Clock” for tMCLK.

Parameter

Sym-

bol

Pin name

Condition

Value

Unit

Min

Max

Serial clock cycle time

tSCYC

SCK

Internal clock

operating output pin :

= 80 pF + 1 TTL.

5 tMCLK*3

⎯

SCK

↓ → SOT delay time

tSLOVI

SCK, SOT

−95

+95

Valid SIN

→ SCK ↑

tIVSHI

SCK, SIN

tMCLK*3

+ 190

⎯

SCK

↑ → valid SIN hold time

tSHIXI

SCK, SIN

⎯

SOT

→ SCK ↑ delay time

tSOVHI

SCK, SOT

⎯

4 tMCLK*3

SCK

SOT

SIN

2.4 V

0.8 V

tSLOVI

2.4 V

0.8 V

0.8 VCC

0.2 VCC

0.8 VCC

0.2 VCC

2.4 V

0.8 V

tSCYC

tSOVHI

tIVSHI

tSHIXI

MB95F128MB Datasheet(PDF) 56 Page - fujitsu semiconductor

MB95F128MB Datasheet(HTML) 56 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL