Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 472 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 472 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 468Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 469Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 470Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 471Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 472Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 473Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 474Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 475Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 476Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 472 / 1386 page
background image
Memory Controller
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
11-52
Freescale Semiconductor
11.5
General-Purpose Chip-Select Machine (GPCM)
Users familiar with the MPC8xx memory controller should read Section 11.5.4, “Differences Between the
MPC8xx GPCM and MPC82xx GPCM,” first.
The GPCM allows a glueless and flexible interface between the MPC8280, SRAM, EPROM, FEPROM,
ROM devices, and external peripherals. The GPCM contains two basic configuration register
groups—BRx and ORx.
Although GPCM does not support bursting, the internal logic will split a burst into individual beats that
the GPCM can support. Therefore, the flash can be cached. Note that if the MPC8280 is in 60x-bus
compatible mode, BADDR[27–31] should be used instead of A[27–31].
Table 11-30 lists the GPCM interface signals on the 60x and local bus.
GPCM-controlled devices can use BCTLx as read/write indicators. The BCTLx signals appears as R/W in
the timing diagrams. See Section 11.2.7, “Data Buffer Controls (BCTLx and LWR).”
Additional control is available in 60x-compatible mode (60x bus only)—ALE–external address latch
enable
In this section, the output-enable and write-enable signals are generically labeled OE and WE. When using
the 60x bus they refer to POE and PWE, and for the local bus they refer to LOE and LWE.
Figure 11-40 shows a simple connection between a 32-bit port size SRAM device and the MPC8280.
Figure 11-40. GPCM-to-SRAM Configuration
Table 11-30. GPCM Interfaces Signals
60x Bus
Local Bus
Comments
CS[0–11]
Device select
PWE[0–7]
LWE[0–3]
Write enables for write cycles
POE
LOE
Output enable for read cycles
CE
WE[0–3]
OE
Address
Data
32-Bit Wide SRAM
D[0–31]
A[15–29]
GPL_x1/OE
WE[0–3]
CSx
128K
MPC8280



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com