Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 470 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 470 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 466Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 467Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 468Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 469Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 470Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 471Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 472Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 473Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 474Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 470 / 1386 page
background image
Memory Controller
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
11-50
Freescale Semiconductor
Because AP alternates with A[7] of the row lines, set PSDMR[SDA10] = 011. This outputs A[7] on the
SDA10 line during the ACTIVATE command and AP during READ/WRITE and CBR commands.
Table 11-25 shows the register configuration. Not shown are PSRT and MPTPR, which should be
programmed according to the device refresh requirements:
11.4.13 SDRAM Configuration Example (Bank-Based Interleaving)
Consider the following SDRAM organization:
•
Eight 64 Mbit devices, each organized as 8M x 8bits
•
Each device has four internal banks, 12 rows, and 9 columns
For bank-based interleaving, this means that the address bus should be partitioned as shown in
Table 11-26.
The following parameters can be extracted:
•PSDMR[PBI] = 0
•ORx[BPD] = 01—4 internal banks
•ORx[ROWST] = 0100—row starts at A[8]
•ORx[NUMR] = 011—there are 12 row lines
Table 11-25. Register Settings (Page-Based Interleaving)
Register
Settings
BR
x
BA Base address
PS00 = 64-bit port size
DECC00
WP0
MS010 = SDRAM-60x bus
EMEMC0
ATOM00
DR0
V1
OR
x
AM1111_1100_0000
LSDAM00000
BPD01
ROWST0110
NUMR011
PMSEL0
IBID0
PSDMR
PBI1
RFEN1
OP000
SDAM011
BSMA010
SDA10011
RFRC from device data sheet
PRETOACT from device data sheet
ACTTOROW from device data sheet
BL 0
LDOTOPRE from device data sheet
WRC from device data sheet
EAMUX0
BUFCMD0
CL from device data sheet
Table 11-26. 60x Address Bus Partition
A[0–5]
A[6–7]
A[8–19]
A[20–28]
A[29–31]
msb of start address Internal bank select
Row
Column
lsb



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com