MPC8280 datasheet(1028/1386 Pages) FREESCALE

1028 / 1386 page

ATM Controller and AAL0, AAL1, and AAL5

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

31-68

Freescale Semiconductor

Table 31-32 describes free buffer pool entry fields.

31.10.5.2.4

Free Buffer Pool Parameter Tables

The free buffer pool parameters are held in parameter tables in the dual-port RAM; see Table 31-33.

FBT_BASE in the parameter RAM points to the base address of these tables. Each of the four free buffer

pools has its own parameter table with a starting address given by FBT_BASE+ RCT[BPOOL]

× 16.

234

Offset + 0x00

—

Buffer Pointer (BP)

Offset + 0x02

Buffer Pointer (BP)

Figure 31-45. Free Buffer Pool Entry

Table 31-32. Free Buffer Pool Entry Field Descriptions

Offset

Bits

Name

Description

0x00

Valid buffer entry.

0 This free buffer pool entry contains an invalid buffer pointer.

1 This free buffer pool entry contains a valid buffer pointer.

—

Reserved, should be cleared.

Wrap bit. When set, this bit indicates the last entry in the circular table. During initialization,

the host must clear all W bits in the table except the last one, which must be set.

Red-line interrupt. Can be used to indicate that the free buffer pool has reached a red line

and additional buffers should be added to this pool to avoid a busy condition.

0 No interrupt is generated.

1 A red-line interrupt is generated when this buffer is fetched from the free buffer pool.

4–15

Buffer pointer. Points to the start address of the receive buffer. The four msbs are control

bits, and the four msbs of the real buffer pointer are taken from the four msbs of the

parameter FBP_ENTRY_EXT in the free buffer pool parameter table.

0x02

0–15

Table 31-33. Free Buffer Pool Parameter Table

Offset 1

Bits

Name

Description

0x00

—

FBP_BASE

Free buffer pool base. Holds the pointer to the first entry in the free buffer pool.

FBP_BASE should be word aligned. User-defined.

0x04

—

FBP_PTR

Free buffer pool pointer. Pointer to the current entry in the free buffer pool.

Initialize to FBP_BASE.

0x08

—

FBP_ENTRY_EXT Free buffer pool entry extension. FBP_ENTRY_EXT[0–3] holds the four left bits

of FBP_ENTRY. FBP_ENTRY_EXT[4–15] should be cleared. User-defined.

MPC8280 Datasheet(PDF) 1028 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1028 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL