Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 1029 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1029 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 1025Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1026Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1027Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1028Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1029Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1030Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1031Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1032Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1033Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1029 / 1386 page
background image
ATM Controller and AAL0, AAL1, and AAL5
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
31-69
31.10.5.3 ATM Controller Buffers
Table 31-34 describes properties of the ATM receive and transmit buffers.
31.10.5.4 AAL5 RxBD
Figure 31-46 shows the AAL5 RxBD.
0x0A
0
BUSY
The CP sets this bit when it tries to fetch buffer pointer with V bit clear.
FCCE[GBPB] is also set. Initialize to zero.
1
RLI
Red-line interrupt. Set by the CP when it fetches a buffer pointer with I = 1.
FCCE[GRLI] is also set. Initialize to zero.
2–7
—
Reserved, should be cleared.
8
EPD
Early packet discard.
0 Normal operation.
1 AAL5 frames in progress are received, but new AAL5 frames associated with
this pool are discarded. Can be used to implement EPD under core control.
9–15
—
Reserved, should be cleared.
0x0C
—
FBP_ENTRY
Free buffer pool entry. Initialize with the first entry of the free buffer pool. Note that
FBP_ENTRY must be reinitialized with the entry pointed to by FBP_PTR when a
busy state occurs to reenable free buffer pool processing.
1
Offset from FBT_BASE+RCT[BPOOL]
× 16
Table 31-34. Receive and Transmit Buffers
AAL
Receive
Transmit
Size
Alignment
Size
Alignment
AAL5 Multiple of 48 octets (except last buffer in frame) Burst-aligned
(recommended)
Any
No
requirement
AAL1 At least 47 octets
Burst-aligned
(recommended)
≥ 47 octets
No
requirement
AAL0 52-64 octets.
Burst-aligned
52–64
octets
No
requirement
012
34567
89
10
11
12
13
14
15
Offset + 0x00
E
—
WI
LF
CM
—
CLP CNG ABRT
CPUU
LNE CRE
Offset + 0x02
Data Length (DL)
Offset + 0x04
Rx Data Buffer Pointer (RXDBPTR)
Offset + 0x06
Figure 31-46. AAL5 RxBD
Table 31-33. Free Buffer Pool Parameter Table (continued)
Offset 1
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com