MPC8280 datasheet(1030/1386 Pages) FREESCALE

1030 / 1386 page

ATM Controller and AAL0, AAL1, and AAL5

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

31-70

Freescale Semiconductor

Table 31-35 describes AAL5 RxBD fields.

Table 31-35. AAL5 RxBD Field Descriptions

Offset

Bits

Name

Description

0x00

Empty.

0 The buffer associated with this RxBD is full or data reception was aborted due to an

error. The core can read or write any fields of this RxBD. The CP does not use this

BD again while E remains zero.

1 The buffer associated with this RxBD is empty or reception is in progress. This RxBD

and its receive buffer are controlled by the CP. Once E is set, the core should not

write any fields of this RxBD.

—

Reserved, should be cleared.

Wrap (final BD in table)

0 This is not the last BD in the RxBD table of the current channel.

1 This is the last BD in the RxBD table of this current channel. After this buffer has

been used, the CP receives incoming data into the first BD in the table. The number

of RxBDs in this table is programmable and is determined only by the W bit. The

current table cannot exceed 64 Kbytes.

Interrupt

0 No interrupt is generated after this buffer has been used.

1 An Rx buffer event is sent to the interrupt queue after the ATM controller uses this

buffer. FCCE[GINT

x] is set in the event register when INT_CNT reaches the global

interrupt threshold.

Last in frame. Set by the ATM controller for the last buffer in a frame.

0 Buffer is not last in a frame.

1 Buffer is last in a frame. ATM controller writes frame length in DL and updates the

error flags.

First in frame. Set by the ATM controller for the first buffer in a frame.

0 The buffer is not the first in a frame.

1 The buffer is the first in a frame.

Continuous mode

0 Normal operation.

1 The CP does not clear the empty bit after this BD is closed, allowing the associated

buffer to be overwritten automatically when the CP next accesses this BD.

7–9

—

Reserved, should be cleared.

CLP

Cell loss priority. At least one cell associated with the current message was received

with CLP = 1. May be set at the last buffer of the message.

CNG

Congestion indication. The last cell associated with the current message was received

with PTI middle bit set. CNG may be set at the last buffer of the message.

ABRT

Abort message indication. The current message was received with Length field zero.

CPUU

CPCS-UU+CPI indication. Set when the CPCS-UU+CPI field is non zero. CPUU may

be set at the last buffer of the message.

LNE

Rx length error. AAL5 CPCS-PDU length violation. May be set only for the last BD of

the frame if the pad length is greater than 47 or less than zero octets.

CRE

Rx CRC error. Indicates CRC32 error in the current AAL5 PDU. Set only for the last BD

of the frame.

MPC8280 Datasheet(PDF) 1030 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1030 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL