MPC8280 datasheet(1137/1386 Pages) FREESCALE

1137 / 1386 page

ATM AAL2

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

33-31

Table 33-11 describes the SSSAR RxQD fields.

Offset + 0x00

—

RasT

RBM

RFM

SubType

Offset + 0x02

RxBD Table Offset

Offset + 0x04

RxBD Table Base

Offset + 0x06

Offset + 0x08

—

Offset + 0x0A

Offset + 0x0c

Time Stamp

Offset + 0x0e

Offset + 0x10

—

Offset + 0x12

—

Offset + 0x14

MRBLR

Offset + 0x16

Max_SSSAR_SDU_Length

Offset + 0x18

—

Offset + 0x1A

Offset + 0x1C

Offset + 0x1E

Figure 33-20. SSSAR Rx Queue Descriptor

Table 33-11. SSSAR RxQD Field Descriptions

Offset

Bits

Name1

Description

0x00

0–10

—

Reserved, should be cleared during initialization.

RasT

Ras Timer enable.

0 Ras Timer disabled (Time Stamp field is still valid)

1 Ras Timer enabled. The Ras Timer duration is set by the Ras Timer Duration

parameter in the parameter RAM. If the current SSSAR SDU is not completed

before the RasTimer expires, the BD is closed showing the Ras_Timer expired (TE)

(SSSAR RxBD[RxError] = 01) and the next packet starts a new SDU.

RBM

Receive buffer mask.

0 Disable receive buffer interrupt

1 Enable receive buffer interrupt

RFM

Receive frame mask.

0 Disable receive frame interrupt

1 Enable receive frame interrupt

14–15 SubType

Sublayer type. Should be 10 (SSSAR) for this descriptor.

00 CPS sublayer

01 CPS switched

10 SSSAR

11 Reserved

MPC8280 Datasheet(PDF) 1137 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1137 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL