MPC8280 datasheet(1316/1386 Pages) FREESCALE

1316 / 1386 page

2C Controller

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

40-14

Freescale Semiconductor

Table 40-10 describes I2C TxBD status and control bits.

0123

456

Offset + 0

—

NAK

Offset + 2

Data Length

Offset + 4

Tx Buffer Pointer

Offset + 6

Figure 40-14. I2C TxBD

Table 40-10. I2C TxBD Status and Control Bits

Bits

Name

Description

Ready.

0 The buffer is not ready to be sent. This BD or its buffer can be modified. The CP clears R after

the buffer is sent or an error occurs.

1 The buffer is ready for transmission or is being sent. The BD cannot be modified once R is set.

—

Reserved and should be cleared.

Wrap (last BD in TxBD table).

0 Not the last BD in the table.

1 Last BD in the table. After this buffer is used, the CP transmits data using the BD pointed to by

TBASE (top of the table). The number of BDs in this table is determined only by the W bit and

overall space constraints of the dual-port RAM.

Interrupt.

0 No interrupt is generated after this buffer is serviced; I2CER[TXE] is unaffected.

1 I2CER[TXB] or I2CER[TXE] is set when the buffer is serviced. If enabled, an interrupt occurs.

Last.

0 This buffer does not contain the last character of the message.

1 This buffer contains the last character of the message. The I

2C controller generates a stop

condition after sending this buffer.

Generate start condition. Provides ability to send back-to-back frames with one I2COM[STR] trigger.

0 Do not send a start condition before the first byte of the buffer.

1 Send a start condition before the first byte of the buffer. (Used to separate frames.)

Note: If this BD is the first one in the frame when I2COM[STR] is triggered, a start condition is sent

regardless of the value of TxBD[S].

6–12

—

Reserved and should be cleared.

NAK

No acknowledge. Indicates that the transmission was aborted because the last byte sent was not

acknowledged. The I

2C controller updates NAK after the buffer is sent.

Underrun. Indicates that the I

2C controller encountered a transmitter underrun condition while

sending the associated buffer. The I

2C controller updates UN after the buffer is sent.

Collision. Indicates that transmission terminated because the transmitter was lost while arbitrating

for the bus. The I

2C controller updates CL after the buffer is sent.

MPC8280 Datasheet(PDF) 1316 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1316 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL