MPC8280 datasheet(1312/1386 Pages) FREESCALE

1312 / 1386 page

2C Controller

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

40-10

Freescale Semiconductor

Figure 40-11 shows the RFCR/TFCR bit fields.

0x08

RSTATE

Word

Rx internal state.2 Reserved for CP use.

0x0C

RPTR

Word

Rx internal data pointer2 is updated by the SDMA channels to show the next address

in the buffer to be accessed.

0x10

RBPTR

Hword RxBD pointer. Points to the next descriptor the receiver transfers data to when it is in

an idle state or to the current descriptor during frame processing for each I2C channel.

After a reset or when the end of the descriptor table is reached, the CP initializes

RBPTR to the value in RBASE. Most applications should not write RBPTR, but it can

be modified when the receiver is disabled or when no receive buffer is used.

0x12

RCOUNT

Hword Rx internal byte count 2 is a down-count value that is initialized with the MRBLR value

and decremented with every byte the SDMA channels write.

0x14

RTEMP

Word

Rx temp.2 Reserved for CP use.

0x18

TSTATE

Word

Tx internal state.2 Reserved for CP use.

0x1C

TPTR

Word

Tx internal data pointer 2 is updated by the SDMA channels to show the next address

in the buffer to be accessed.

0x20

TBPTR

Hword TxBD pointer. Points to the next descriptor that the transmitter transfers data from when

it is in an idle state or to the current descriptor during frame transmission. After a reset

or when the end of the descriptor table is reached, the CP initializes TBPTR to the value

in TBASE.Most applications should not write TBPTR, but it can be modified when the

transmitter is disabled or when no transmit buffer is used.

0x22

TCOUNT

Hword Tx internal byte count 2 is a down-count value initialized with TxBD[Data Length] and

decremented with every byte read by the SDMA channels.

0x24

TTEMP

Word

Tx temp.2 Reserved for CP use.

0x34

SDMATMP

Word

SDMA temp.2 Reserved for CP use.

1 From the pointer value programmed in I2C_BASE at IMMR + 0x8AFC.

2 Normally, these parameters need not be accessed.

01234567

Field

GBL

TC2

DTB

—

Reset

0000_0000

R/W

Addr

I2C_BASE + 04 (RFCR)/I2C_BASE + 05 (TFCR)

Figure 40-11. I2C Function Code Registers (RFCR/TFCR)

Table 40-6. I2C Parameter RAM Memory Map (continued)

Offset 1

Name

Width

Description

MPC8280 Datasheet(PDF) 1312 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1312 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL