Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 1308 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1308 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 1304Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1305Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1306Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1307Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1308Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1309Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1310Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1311Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1312Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1308 / 1386 page
background image
I
2C Controller
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
40-6
Freescale Semiconductor
40.4.1
I2C Mode Register (I2MOD)
The I2C mode register, shown in Figure 40-6, controls the I2C modes and clock source.
Table 40-1 describes I2MOD bit functions.
01
234
567
Field
—
REVD
GCD
FLT
PDIV
EN
Reset
0000_0000
R/W
R/W
Addr
0x11860
Figure 40-6. I2C Mode Register (I2MOD)
Table 40-1. I
I2MOD Field Descriptions
Bits
Name
Description
0–1
—
Reserved and should be cleared.
2
REVD
Reverse data. Determines the Rx and Tx character bit order.
0 Normal operation. The msb (bit 0) of a character is transferred first.
1 Reverse data. the lsb (bit 7) of a character is transferred first.
Note: Clearing REVD is strongly recommended to ensure consistent bit ordering across devices.
3
GCD
General call disable. Determines whether the receiver acknowledges a general call address.
0 General call address is enabled.
1 General call address is disabled.
4
FLT
Clock filter. Determines if the I
2C input clock SCL is filtered to prevent spikes in a noisy environment.
0 SCL is not filtered.
1 SCL is filtered by a digital filter.
5–6
PDIV
Predivider. Selects the clock division factor before it is input into the I
2C BRG. The clock source for
the I2C BRG is the BRGCLK generated from the CPM clock; see Section 10.4, “System Clock
Control Register (SCCR).”
00 BRGCLK/32
01 BRGCLK/16
10 BRGCLK/8
11 BRGCLK/4
Note: To both save power and reduce noise susceptibility, select the PDIV with the largest division
factor (slowest clock) that still meets performance requirements.
7
EN
Enable I2C operation.
0I
2C is disabled. The I2C is in a reset state and consumes minimal power.
1I
2C is enabled. Do not change other I2MOD bits when EN is set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com